10. Serial Communication Interface
Rev.3.00 Jul. 19, 2007 page 310 of 532
REJ09B0397-0300
2. When an SCK
3
function is switched from clock output to general input/output
When stopping data transfer,
a. Issue one instruction to clear bits TE and RE in SCR3 to 0 and to set bits CKE1 and CKE0
to 1 and 0, respectively.
b. Clear bit COM in SMR to 0
c. Clear bits CKE1 and CKE0 in SCR3 to 0
Note that special care is also needed here to avoid an intermediate level of voltage from being
applied to SCK
3
.
Caution on Switching TxD Function:
If pin TXD is used as a data output pin by SCI3 in
synchronous mode and is then switched to a general input/output pin (a pin with a different
function), the pin outputs a high level signal for one system clock (
φ
) cycle immediately after it is
switched.
Summary of Contents for F-ZTAT H8 Series
Page 6: ...Rev 3 00 Jul 19 2007 page iv of xxiv REJ09B0397 0300...
Page 194: ...7 RAM Rev 3 00 Jul 19 2007 page 168 of 532 REJ09B0397 0300...
Page 234: ...8 I O Ports Rev 3 00 Jul 19 2007 page 208 of 532 REJ09B0397 0300...
Page 274: ...9 Timers Rev 3 00 Jul 19 2007 page 248 of 532 REJ09B0397 0300...
Page 352: ...12 A D Converter Rev 3 00 Jul 19 2007 page 326 of 532 REJ09B0397 0300...
Page 561: ......
