14. Dot Matrix LCD Controller (H8/3854 Group)
Rev.3.00 Jul. 19, 2007 page 382 of 532
REJ09B0397-0300
valid display data area. When INC is 1 and the value in XA2 to XA0 is H'4, the address is
incremented after the access specified by RMW.
14.2.5
Frame Frequency Setting Register (LR3)
7
⎯
⎯
⎯
6
⎯
⎯
⎯
5
⎯
⎯
⎯
4
⎯
⎯
⎯
3
⎯
⎯
⎯
0
FS0
0
W
2
FS2
0
W
1
FS1
0
W
Bit
Initial value
Read/Write
LR3 is an 8-bit write-only register that sets the frame frequency.
Upon reset, LR3 is initialized to H'00.
Bits 7 to 3—Reserved Bits:
Bits 7 to 3 are reserved; they should always be cleared to 0.
Bits 2 to 0—Frame Frequency Setting (FS2 to FS0):
Bits 2 to 0 control the subclock division
ratio and set the LCD frame frequency. The relationship between the LCD frame frequency fF
(Hz), the subclock frequency fW (Hz), the division ratio r, and the LCD duty 1/N is as follows:
f
F
=
f
W
r
×
N
Set a division ratio suitable for the characteristics of the LCD panel used. The correspondence
between register settings, division ratios, and frame frequencies at each display duty is shown in
table 14.3.
Summary of Contents for F-ZTAT H8 Series
Page 6: ...Rev 3 00 Jul 19 2007 page iv of xxiv REJ09B0397 0300...
Page 194: ...7 RAM Rev 3 00 Jul 19 2007 page 168 of 532 REJ09B0397 0300...
Page 234: ...8 I O Ports Rev 3 00 Jul 19 2007 page 208 of 532 REJ09B0397 0300...
Page 274: ...9 Timers Rev 3 00 Jul 19 2007 page 248 of 532 REJ09B0397 0300...
Page 352: ...12 A D Converter Rev 3 00 Jul 19 2007 page 326 of 532 REJ09B0397 0300...
Page 561: ......
