PSoC CY8CTMG20x and CY8CTST200 TRM, Document No. 001-53603 Rev. *C
257
CPU_SCR1
x,FEh
21.3.65 CPU_SCR1
System Status and Control Register 1
This register is used to convey the status and control of events related to internal resets and watchdog reset.
In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below.
Reserved bits must always be written with a value of ‘0’. For additional information, refer to the
in the System Resets chapter.
7
IRESS
This bit is read only.
0
Boot phase only executed once.
1
Boot phase occurred multiple times.
4:3
SLIMO[1:0]
These bits set the frequency range for the IMO.
Note
When changing from the default setting, the
corresponding trim value must be loaded into the IMO_TR register for highest frequency accuracy.
SLIMO
CY8CTMG20x/ CY8CTST200
00 12
01 6
10 24
11
Reserved
0
IRAMDIS
0
SRAM is initialized to 00h after POR, XRES, and WDR.
1
Addresses 03h - D7h of SRAM Page 0 are not modified by WDR.
Individual Register Names and Addresses:
x,FEh
CPU_SCR1: x,FEh
7
6
5
4
3
2
1
0
Access : POR
R : 0
RW : 0
RW : 0
Bit Name
IRESS
SLIMO[1:0]
IRAMDIS
Bit
Name
Description
Summary of Contents for PSoC CY8CTMG20 Series
Page 4: ...4 Contents Overview Feedback...
Page 26: ...26 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Section B PSoC Core Feedback...
Page 82: ...82 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Sleep and Watchdog Feedback...
Page 134: ...134 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C I2C Slave Feedback...
Page 142: ...142 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C System Resets Feedback...
Page 160: ...160 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C SPI Feedback...
Page 182: ...182 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Full Speed USB Feedback...
Page 302: ...302 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Glossary Feedback...