PSoC CY8CTMG20x and CY8CTST200 TRM, Document No. 001-53603 Rev. *C
213
CS_CR2
0,A2h
21.3.25 CS_CR2
TrueTouch Control Register 2
This register contains additional TrueTouch system control options.
For additional information, refer to the
Register Definitions on page 92
in the TrueTouch Module chapter
.
7:6 IRANGE
Bits scale the IDAC current output. The IDAC_D register sets the base current in the IDAC.
00b
IDAC output scaled to 1X range.
01b
IDAC output scaled to 2X range.
10b
IDAC output scaled to 4X range.
11b
IDAC output scaled to 8X range.
5 IDACDIR
Bit determines the source/sink state of the IDAC when enabled (IDAC_EN = 1 or PXD_EN = 1 or
CSD_MODE = 1).
0
IDAC sources current to analog global bus.
1
IDAC sinks current from analog global bus.
4
IDAC_EN
Bit provides manual connection of the IDAC to the analog global bus. The IDAC is automatically con-
nected when RO_EN = 1 or PXD_EN = 1.
0
No manual connection.
1
IDAC is connected to analog global bus.
3
CIN_EN
0
Negative charge integration disabled.
1
Negative charge integration enabled. Selected sense pin(s) alternately connect to the ana-
log global bus and ground. Clock rate is selected by the CLKSEL bits in the CS_CR1 regis-
ter.
2 PXD_EN
0
No clock to I/O pins.
1
Enabled pins switch between ground and the analog global bus. Clock rate selected by the
CLKSEL bits in the CS_CR1 register. Selected clock drives TrueTouch timer.
1 CIP_EN
0
Positive charge integration disabled.
1
Positive charge integration enabled. Reference buffer and integration capacitor pins alter-
nately connect to analog global bus. Clock rate selected by the CLKSEL bits in the CS_CR1
register.
0 RO_EN
0
Relaxation oscillator disabled.
1
Relaxation oscillator enabled. Charging currents are set by the IRANGE bits and the
IDAC_D register value.
Individual Register Names and Addresses:
0,A2h
CS_CR2 : 0,A2h
7
6
5
4
3
2
1
0
Access : POR
RW : 0
RW : 0
RW : 0
RW : 0
RW : 0
RW : 0
RW : 0
Bit Name
IRANGE
IDACDIR
IDAC_EN
CIN_EN
PXD_EN
CIP_EN
RO_EN
Bit
Name
Description
Summary of Contents for PSoC CY8CTMG20 Series
Page 4: ...4 Contents Overview Feedback...
Page 26: ...26 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Section B PSoC Core Feedback...
Page 82: ...82 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Sleep and Watchdog Feedback...
Page 134: ...134 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C I2C Slave Feedback...
Page 142: ...142 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C System Resets Feedback...
Page 160: ...160 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C SPI Feedback...
Page 182: ...182 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Full Speed USB Feedback...
Page 302: ...302 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Glossary Feedback...
