NXP Semiconductors MPC5605BK, Reference Manual

Page: 469 / 964

Chapter 24 LIN Controller (LINFlexD)
MPC5606BK Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor 469
• 4-byte buffer for reception, 4-byte buffer for transmission
• 12-bit counter for timeout management
24.3 The LIN protocol
The LIN (Local Interconnect Network) is a serial communication protocol. The topology of a LIN network
is shown in
Figure 24-2 . A LIN network consists of:
• One master
• Several slave
• The LIN bus
A master node contains the master task as well as a slave task, all other nodes contain a slave task only.
The master node decides when and which frame shall be transferred on the bus. The slave task provides
the data to be transported by the frame.
Figure 24-2. LIN network topology
24.3.1 Dominant and recessive logic levels
The LIN bus defines two logic levels, dominant and recessive, as follows:
• Dominant: logical low level (0)
• Recessive: logical high level (1)
24.3.2 LIN frames
A frame consists of a header provided by the master task and a response provided by the slave task, as
shown in
Figure 24-3 .
LIN master node
LIN slave node 1 LIN slave node n
LIN
LIN LIN
Rx
Tx
LIN
Transceiver
LINFlexD
Controller
MCU
LIN Bus
Application