Section 7 Memory Management Unit (MMU)
Rev.1.00 Dec. 13, 2005 Page 155 of 1286
REJ09B0158-0100
Address Translation: When the MMU is used, the virtual address space is divided into units
called pages, and translation to physical addresses is carried out in these page units. The address
translation table in external memory contains the physical addresses corresponding to virtual
addresses and additional information such as memory protection codes. Fast address translation is
achieved by caching the contents of the address translation table located in external memory into
the TLB. In this LSI, basically, the ITLB is used for instruction accesses and the UTLB for data
accesses. In the event of an access to an area other than the P4 area, the accessed virtual address is
translated to a physical address. If the virtual address belongs to the P1 or P2 area, the physical
address is uniquely determined without accessing the TLB. If the virtual address belongs to the P0,
U0, or P3 area, the TLB is searched using the virtual address, and if the virtual address is recorded
in the TLB, a TLB hit is made and the corresponding physical address is read from the TLB. If the
accessed virtual address is not recorded in the TLB, a TLB miss exception is generated and
processing switches to the TLB miss exception handling routine. In the TLB miss exception
handling routine, the address translation table in external memory is searched, and the
corresponding physical address and page management information are recorded in the TLB. After
the return from the exception handling routine, the instruction which caused the TLB miss
exception is re-executed.
Single Virtual Memory Mode and Multiple Virtual Memory Mode: There are two virtual
memory systems, single virtual memory and multiple virtual memory, either of which can be
selected with the SV bit in MMUCR. In the single virtual memory system, a number of processes
run simultaneously, using virtual address space on an exclusive basis, and the physical address
corresponding to a particular virtual address is uniquely determined. In the multiple virtual
memory system, a number of processes run while sharing the virtual address space, and particular
virtual addresses may be translated into different physical addresses depending on the process. The
only difference between the single virtual memory and multiple virtual memory systems in terms
of operation is in the TLB address comparison method (see section 7.3.3, Address Translation
Method).
Address Space Identifier (ASID): In multiple virtual memory mode, an 8-bit address space
identifier (ASID) is used to distinguish between multiple processes running simultaneously while
sharing the virtual address space. Software can set the 8-bit ASID of the currently executing
process in PTEH in the MMU. The TLB does not have to be purged when processes are switched
by means of ASID.
In single virtual memory mode, ASID is used to provide memory protection for multiple processes
running simultaneously while using the virtual address space on an exclusive basis.
Note: Two or more entries with the same virtual page number (VPN) but different ASID must
not be set in the TLB simultaneously in single virtual memory mode.
Summary of Contents for SH7780 Series
Page 2: ...Rev 1 00 Dec 13 2005 Page ii of l ...
Page 28: ...Rev 1 00 Dec 13 2005 Page xxviii of l ...
Page 50: ...Rev 1 00 Dec 13 2005 Page l of l ...
Page 82: ...Section 1 Overview Rev 1 00 Dec 13 2005 Page 32 of 1286 REJ09B0158 0100 ...
Page 122: ...Section 3 Instruction Set Rev 1 00 Dec 13 2005 Page 72 of 1286 REJ09B0158 0100 ...
Page 146: ...Section 4 Pipelining Rev 1 00 Dec 13 2005 Page 96 of 1286 REJ09B0158 0100 ...
Page 196: ...Section 6 Floating Point Unit FPU Rev 1 00 Dec 13 2005 Page 146 of 1286 REJ09B0158 0100 ...
Page 292: ...Section 9 L Memory Rev 1 00 Dec 13 2005 Page 242 of 1286 REJ09B0158 0100 ...
Page 492: ...Section 12 DDR SDRAM Interface DDRIF Rev 1 00 Dec 13 2005 Page 442 of 1286 REJ09B0158 0100 ...
Page 674: ...Section 15 Clock Pulse Generator CPG Rev 1 00 Dec 13 2005 Page 624 of 1286 REJ09B0158 0100 ...
Page 692: ...Section 16 Watchdog Timer and Reset Rev 1 00 Dec 13 2005 Page 642 of 1286 REJ09B0158 0100 ...
Page 726: ...Section 18 Timer Unit TMU Rev 1 00 Dec 13 2005 Page 676 of 1286 REJ09B0158 0100 ...
Page 1032: ...Section 25 Audio Codec Interface HAC Rev 1 00 Dec 13 2005 Page 982 of 1286 REJ09B0158 0100 ...
Page 1150: ...Section 28 General Purpose I O GPIO Rev 1 00 Dec 13 2005 Page 1100 of 1286 REJ09B0158 0100 ...
Page 1184: ...Section 29 User Break Controller UBC Rev 1 00 Dec 13 2005 Page 1134 of 1286 REJ09B0158 0100 ...
Page 1266: ...Section 31 Electrical Characteristics Rev 1 00 Dec 13 2005 Page 1216 of 1286 REJ09B0158 0100 ...
Page 1328: ...Appendix Rev 1 00 Dec 13 2005 Page 1278 of 1286 REJ09B0158 0100 ...
Page 1336: ...Rev 1 00 Dec 13 2005 Page 1286 of 1286 REJ09B0158 0100 ...
Page 1339: ......
Page 1340: ...SH7780 Hardware Manual ...