![background image](http://html1.mh-extra.com/html/omron/cp1h-cpu-units-programming-05-2007/cp1h-cpu-units-programming-05-2007_operation-manual_742081407.webp)
373
Memory Cassette Functions
Section 6-5
• For XA CPU Units, the built-in analog output control is temporarily
stopped while a Memory Cassette data transfer or verification is in
progress. Therefore, if the IOM Hold Bit (A500.12) is ON and the exter-
nally transmitted analog output value is being held when the operating
mode is switched from RUN or MONITOR to PROGRAM and a Memory
Cassette data transfer or verification is executed, the analog output value
cannot be held during the transfer or verification and the value will be
changed. When the transfer or verification has been completed, the ana-
log output value will revert to the originally held value.
• The following table shows whether data transfers are enabled when the
CPU Unit is protected in various ways.
6-5-5
Procedure for Automatic Transfer from the Memory Cassette at
Startup
Use the following procedure to enable automatic transfer at startup.
1,2,3...
1.
Prepare a Memory Cassette with the required data stored.
2.
With the power supply turned OFF to the CPU Unit, remove the cover from
the Memory Cassette slot and insert the Memory Cassette.
3.
Open the cover for the CPU Unit's PERIPHERAL section and set DIP
switch pin SW2 to ON.
4.
Turn ON the power supply to the CPU Unit.
5.
The automatic transfer from the Memory Cassette will begin, and the
progress of the transfer will be displayed at the 7-segment LED indicator.
6.
After the automatic transfer has been completed, turn OFF the power sup-
ply to the CPU Unit.
Type of protection
Transfer from CPU Unit
to Memory Cassette
Transfer from Memory
Cassette to CPU Unit
Not protected.
Yes
Yes
System protected by DIP switch
pin SW1 set to ON.
Yes
No
Protected by password. Over-
writing and duplication both per-
mitted.
Yes
Yes
Protected by password. Over-
writing prohibited and duplica-
tion permitted.
Yes
Transfer enabled only at
startup.
Protected by password. Over-
writing permitted and duplica-
tion prohibited.
No
Yes
Protected by password. Over-
writing and duplication both pro-
hibited.
No
Transfer enabled only at
startup.
MEMORY
1 2 3 4
5 6
ON
DIP switch pin
SW2 set to ON.
Summary of Contents for CP1H CPU UNITS - PROGRAMMING 05-2007
Page 2: ......
Page 3: ...CP1H X40D CP1H XA40D CP1H Y20DT D CP1H CPU Unit Operation Manual Revised March 2009...
Page 4: ...iv...
Page 10: ...x...
Page 18: ...xviii...
Page 22: ...xxii...
Page 34: ...xxxiv Conformance to EC Directives 6...
Page 174: ...140 CP series Expansion I O Unit Wiring Section 3 6...
Page 370: ...336 Analog I O XA CPU Units Section 5 5...
Page 552: ...518 Trouble Shooting Section 8 7...
Page 595: ...561 Sample Application Section 9 12 Network Settings Network Tab Network Settings Driver Tab...
Page 598: ...564 Sample Application Section 9 12...
Page 642: ...608 Standard Models Appendix A...
Page 652: ...618 Dimensions Diagrams Appendix B...
Page 745: ...711 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Page 746: ...712 Connections to Serial Communications Option Boards Appendix F...
Page 776: ...742 PLC Setup Appendix G...
Page 778: ...744 Specifications for External Power Supply Expansion Appendix H...
Page 786: ...752 Revision History...