![Intel 8XC196NT User Manual Download Page 595](http://html1.mh-extra.com/html/intel/8xc196nt/8xc196nt_user-manual_2072210595.webp)
8XC196NT USER’S MANUAL
Index-14
and PTS, 8-6
block diagram, 8-1
configuring port pins, 8-9
enabling interrupts, 8-13
handshaking, 8-6, 8-7
configuring, 8-6
flow diagram, 8-7
modes, 8-3–8-6
overview, 8-1
programming considerations, 8-13
programming example, 8-15
SFRs, 8-2
signals, 8-2
timing diagrams, 8-6
SSIO0_BUF, C-68
SSIO0_CON, C-68
SSIO1_BUF, C-68
SSIO1_CON, C-68
SSIO_BAUD, C-68
ST instruction, A-2, A-41, A-50, A-55, A-62
Stack instructions, A-54, A-61
Stack pointer, 4-13
and subroutine call, 4-13
initializing, 4-14
State time, defined, 2-7
STB instruction, A-2, A-41, A-50, A-55, A-62
Sticky bit (ST) flag, 3-5, A-4, A-5, A-25, A-26
SUB instruction, A-3, A-41, A-47, A-52, A-59
SUBB instruction, A-3, A-42, A-47, A-48, A-52,
A-59
SUBC instruction, A-3, A-42, A-49, A-52, A-59
SUBCB instruction, A-3, A-42, A-49, A-52, A-59
Subroutines
linking, 3-13
nested, 4-14
Synchronous serial I/O port‚ See SSIO port
T
T1CLK, 7-2, 10-3, B-12
T1CONTROL, 10-5, C-68
T1DIR, 10-3, B-12
T2CLK, 10-3, B-12
T2CONTROL, 10-5, C-68
T2DIR, 10-3, B-12
Technical support, 1-11
Terminology, 1-3
TIJMP instruction, A-2, A-43, A-50, A-56, A-63
and EPAx interrupt, 10-29, 10-31
Timer, watchdog‚ See watchdog timer
Timer/counters, 2-9, 10-6, 10-7
and PWM, 10-14, 10-15, 10-16
cascading, 10-7
configuring pins, 10-2
count rate, 10-7
resolution, 10-7
SFRs, 10-3
See also EPA
TIMER1, 10-5, C-68
TIMER2, 10-5, C-68
Timing
BUSWIDTH, 14-12
dump-word routine, 15-24
HLDA#, 14-19
HOLD#, 14-19
instruction execution, A-59–A-60
internal, 2-6, 2-7
interrupt latency, 5-7–5-10, 5-24
program-word routine, 15-22
PTS cycles, 5-10
READY, 14-18
selectable bus-timing
See bus-timing modes
SIO port mode 0, 7-5
SIO port mode 1, 7-6
SIO port mode 2, 7-7
SIO port mode 3, 7-7
slave port, 9-10, 9-13
slave programming routines, 15-22, 15-24
write-strobe mode, 14-27
Training, 1-11
TRAP instruction, 5-6, A-2, A-44, A-51, A-56,
A-63, A-64
TRAP interrupt, 5-4
TXD, 7-2, 15-11, B-12
and SIO port mode 0, 7-4
U
UART, 2-8, 7-1
Unimplemented opcode interrupt, 3-14, 5-4, 5-6,
5-8
Units of measure, defined, 1-5
Universal asynchronous receiver and transmitter‚
See UART
UPROM, 15-6
Summary of Contents for 8XC196NT
Page 1: ...8XC196NT Microcontroller User s Manual...
Page 2: ...8XC196NT Microcontroller User s Manual June 1995 Order Number 272317 003...
Page 22: ...1 Guide to This Manual...
Page 23: ......
Page 35: ......
Page 36: ...2 Architectural Overview...
Page 37: ......
Page 49: ......
Page 50: ...3 Programming Considerations...
Page 51: ......
Page 66: ...4 Memory Partitions...
Page 67: ......
Page 104: ...5 Standard and PTS Interrupts...
Page 105: ......
Page 147: ......
Page 148: ...6 I O Ports...
Page 149: ......
Page 176: ...7 Serial I O SIO Port...
Page 177: ......
Page 194: ...8 Synchronous Serial I O SSIO Port...
Page 195: ......
Page 211: ......
Page 212: ...9 Slave Port...
Page 213: ......
Page 231: ......
Page 232: ...10 Event Processor Array EPA...
Page 233: ......
Page 270: ...11 Analog to digital Converter...
Page 271: ......
Page 291: ......
Page 292: ...12 Minimum Hardware Considerations...
Page 293: ......
Page 306: ...13 Special Operating Modes...
Page 307: ......
Page 317: ......
Page 318: ...14 Interfacing with External Memory...
Page 319: ......
Page 362: ...15 Programming the Nonvolatile Memory...
Page 363: ......
Page 408: ...A Instruction Set Reference...
Page 409: ......
Page 476: ...B Signal Descriptions...
Page 477: ......
Page 493: ......
Page 494: ...C Registers...
Page 495: ......
Page 565: ......
Page 566: ...Glossary...
Page 567: ......
Page 580: ...Index...
Page 581: ......
Page 597: ......