![Intel 8XC196NT User Manual Download Page 131](http://html1.mh-extra.com/html/intel/8xc196nt/8xc196nt_user-manual_2072210131.webp)
8XC196NT USER’S MANUAL
5-26
5.6.5
A/D Scan Mode
In the A/D scan mode, the PTS causes the A/D converter to perform multiple conversions on one
or more channels and then stores the results in a table in memory. Figure 5-14 shows the PTS con-
trol block for A/D scan mode.
Register
Location
Function
PTSCON
PTSCB + 1
PTS Control Bits
M2:0
PTS Mode
These bits select the PTS mode:
M2
M1
M0
0
0
0
block transfer mode
BW
Byte/Word Transfer
0 = word transfer
1 = byte transfer
SU
Update PTSSRC
0 = reload original PTS source address after each block
transfer is complete
1 = retain current PTS source address after each block transfer
is complete
DU
Update PTSDST
0 = reload original PTS destination address after each block
transfer is complete
1 = retain current PTS destination address after each block
transfer is complete
SI
PTSSRC Autoincrement
0 = do not increment the contents of PTSSRC after each byte
or word transfer
1 = increment the contents of PTSSRC after each byte or word
transfer
DI
PTSDST Autoincrement
0 = do not increment the contents of PTSDST after each byte
or word transfer
1 = increment the contents of PTSDST after each byte or word
transfer
PTSCOUNT
PTSCB + 0
Consecutive Block Transfers
Defines the number of blocks that will be transferred during the block
transfer routine. Each block transfer is one PTS cycle. Maximum number
is 255.
PTS Block Transfer Mode Control Block (Continued)
Figure 5-13. PTS Control Block – Block Transfer Mode (Continued)
Summary of Contents for 8XC196NT
Page 1: ...8XC196NT Microcontroller User s Manual...
Page 2: ...8XC196NT Microcontroller User s Manual June 1995 Order Number 272317 003...
Page 22: ...1 Guide to This Manual...
Page 23: ......
Page 35: ......
Page 36: ...2 Architectural Overview...
Page 37: ......
Page 49: ......
Page 50: ...3 Programming Considerations...
Page 51: ......
Page 66: ...4 Memory Partitions...
Page 67: ......
Page 104: ...5 Standard and PTS Interrupts...
Page 105: ......
Page 147: ......
Page 148: ...6 I O Ports...
Page 149: ......
Page 176: ...7 Serial I O SIO Port...
Page 177: ......
Page 194: ...8 Synchronous Serial I O SSIO Port...
Page 195: ......
Page 211: ......
Page 212: ...9 Slave Port...
Page 213: ......
Page 231: ......
Page 232: ...10 Event Processor Array EPA...
Page 233: ......
Page 270: ...11 Analog to digital Converter...
Page 271: ......
Page 291: ......
Page 292: ...12 Minimum Hardware Considerations...
Page 293: ......
Page 306: ...13 Special Operating Modes...
Page 307: ......
Page 317: ......
Page 318: ...14 Interfacing with External Memory...
Page 319: ......
Page 362: ...15 Programming the Nonvolatile Memory...
Page 363: ......
Page 408: ...A Instruction Set Reference...
Page 409: ......
Page 476: ...B Signal Descriptions...
Page 477: ......
Page 493: ......
Page 494: ...C Registers...
Page 495: ......
Page 565: ......
Page 566: ...Glossary...
Page 567: ......
Page 580: ...Index...
Page 581: ......
Page 597: ......