![Intel 8XC196NT User Manual Download Page 178](http://html1.mh-extra.com/html/intel/8xc196nt/8xc196nt_user-manual_2072210178.webp)
7-1
CHAPTER 7
SERIAL I/O (SIO) PORT
A serial input/output (SIO) port provides a means for the system to communicate with external
devices. This device has a serial I/O (SIO) port that shares pins with port 2. This chapter describes
the SIO port and explains how to configure it. Chapter 6, “I/O Ports,” explains how to configure
the port pins for their special functions. Refer to Appendix B for details about the signals dis-
cussed in this chapter.
7.1
SERIAL I/O (SIO) PORT FUNCTIONAL OVERVIEW
The serial I/O port (Figure 7-1) is an asynchronous/synchronous port that includes a universal
asynchronous receiver and transmitter (UART). The UART has one synchronous mode (mode 0)
and three asynchronous modes (modes 1, 2, and 3) for both transmission and reception.
Figure 7-1. SIO Block Diagram
The serial port receives data into the receive buffer; it transmits data from the port through the
transmit buffer. The transmit and receive buffers are separate registers, permitting simultaneous
reads and writes to both. The transmitter and receiver are buffered to support continuous trans-
missions and to allow reception of a second byte before the first byte has been read.
An independent, 15-bit baud-rate generator controls the baud rate of the serial port. Either XTAL1
or T1CLK can provide the clock signal. The baud-rate register (SP_BAUD) selects the clock
source and the baud rate.
SP_CON
SP_STATUS
SBUF_TX
SBUF_RX
Receive Shift Register
Transmit Shift Register
RXD
TXD
Control Logic
Baud Rate
Generator
TI
RI
Interrupts
XTAL1
T1CLK
MSB
1
0
Internal
Data
Bus
SP_BAUD
A2363-02
Summary of Contents for 8XC196NT
Page 1: ...8XC196NT Microcontroller User s Manual...
Page 2: ...8XC196NT Microcontroller User s Manual June 1995 Order Number 272317 003...
Page 22: ...1 Guide to This Manual...
Page 23: ......
Page 35: ......
Page 36: ...2 Architectural Overview...
Page 37: ......
Page 49: ......
Page 50: ...3 Programming Considerations...
Page 51: ......
Page 66: ...4 Memory Partitions...
Page 67: ......
Page 104: ...5 Standard and PTS Interrupts...
Page 105: ......
Page 147: ......
Page 148: ...6 I O Ports...
Page 149: ......
Page 176: ...7 Serial I O SIO Port...
Page 177: ......
Page 194: ...8 Synchronous Serial I O SSIO Port...
Page 195: ......
Page 211: ......
Page 212: ...9 Slave Port...
Page 213: ......
Page 231: ......
Page 232: ...10 Event Processor Array EPA...
Page 233: ......
Page 270: ...11 Analog to digital Converter...
Page 271: ......
Page 291: ......
Page 292: ...12 Minimum Hardware Considerations...
Page 293: ......
Page 306: ...13 Special Operating Modes...
Page 307: ......
Page 317: ......
Page 318: ...14 Interfacing with External Memory...
Page 319: ......
Page 362: ...15 Programming the Nonvolatile Memory...
Page 363: ......
Page 408: ...A Instruction Set Reference...
Page 409: ......
Page 476: ...B Signal Descriptions...
Page 477: ......
Page 493: ......
Page 494: ...C Registers...
Page 495: ......
Page 565: ......
Page 566: ...Glossary...
Page 567: ......
Page 580: ...Index...
Page 581: ......
Page 597: ......