![Intel 8XC196NT User Manual Download Page 367](http://html1.mh-extra.com/html/intel/8xc196nt/8xc196nt_user-manual_2072210367.webp)
8XC196NT USER’S MANUAL
15-4
15.3.1.1
Controlling Access to the OTPROM During Normal Operation
During normal operation, the lock bits in CCB0 control read and write accesses to the OTPROM.
Table 15-2 describes the options. You can program the CCBs using any of the programming
methods.
Clearing CCB0.6 enables write protection. With write protection enabled, a write attempt causes
the bus controller to cycle through the write sequence, but it does not enable V
PP
or write data to
the OTPROM. This protects the entire OTPROM array from inadvertent or unauthorized pro-
gramming.
Clearing CCB0.7 enables read protection and also write protects the security key to protect it
from being overwritten. With read protection enabled, the bus controller will not read from pro-
tected areas of OTPROM. An attempt to load the slave program counter with an external address
causes the device to reset itself. Because the slave program counter can be as much as four bytes
ahead of the CPU program counter, the bus controller might prevent code execution from the last
four bytes of internal memory. The interrupt vectors and CCBs are not read protected because
interrupts can occur even when executing from external memory.
15.3.1.2
Controlling Access to the OTPROM During Programming Modes
For programming modes, three levels of protection are available:
•
prohibit all programming
•
prohibit all programming, but permit authorized ROM dumps
•
prohibit serial port programming, but permit authorized ROM dumps, auto programming,
and slave programming
Table 15-2. Memory Protection for Normal Operating Mode
Read Protect
LOC1 (CCR0.7)
Write Protect
LOC0 (CCR0.6)
Protection Status
1
1
No protection. Run-time programming is permitted, and the entire
OTPROM array can be read.
1
0
Write protection only. Run-time programming is disabled, but the
entire OTPROM array can be read.
0
1
Read protection. Run-time programming is disabled. If program
execution is external, only the interrupt vectors and CCBs can be
read. The security key is write protected.
0
0
Read and write protection. Run-time programming is disabled. If
program execution is external, only the interrupt vectors and CCBs
can be read.
Summary of Contents for 8XC196NT
Page 1: ...8XC196NT Microcontroller User s Manual...
Page 2: ...8XC196NT Microcontroller User s Manual June 1995 Order Number 272317 003...
Page 22: ...1 Guide to This Manual...
Page 23: ......
Page 35: ......
Page 36: ...2 Architectural Overview...
Page 37: ......
Page 49: ......
Page 50: ...3 Programming Considerations...
Page 51: ......
Page 66: ...4 Memory Partitions...
Page 67: ......
Page 104: ...5 Standard and PTS Interrupts...
Page 105: ......
Page 147: ......
Page 148: ...6 I O Ports...
Page 149: ......
Page 176: ...7 Serial I O SIO Port...
Page 177: ......
Page 194: ...8 Synchronous Serial I O SSIO Port...
Page 195: ......
Page 211: ......
Page 212: ...9 Slave Port...
Page 213: ......
Page 231: ......
Page 232: ...10 Event Processor Array EPA...
Page 233: ......
Page 270: ...11 Analog to digital Converter...
Page 271: ......
Page 291: ......
Page 292: ...12 Minimum Hardware Considerations...
Page 293: ......
Page 306: ...13 Special Operating Modes...
Page 307: ......
Page 317: ......
Page 318: ...14 Interfacing with External Memory...
Page 319: ......
Page 362: ...15 Programming the Nonvolatile Memory...
Page 363: ......
Page 408: ...A Instruction Set Reference...
Page 409: ......
Page 476: ...B Signal Descriptions...
Page 477: ......
Page 493: ......
Page 494: ...C Registers...
Page 495: ......
Page 565: ......
Page 566: ...Glossary...
Page 567: ......
Page 580: ...Index...
Page 581: ......
Page 597: ......