![Intel 8XC196NT User Manual Download Page 209](http://html1.mh-extra.com/html/intel/8xc196nt/8xc196nt_user-manual_2072210209.webp)
8XC196NT USER’S MANUAL
8-14
Figure 8-7. Variable-width MSB in SSIO Transmissions
NOTE
This condition exists only for the MSB. Once the MSB is clocked out, the
remaining bits are clocked out consistently at the programmed frequency.
One way to achieve a consistent MSB bit length is to start the down-count at a fixed time, using
these steps:
1.
Clear SSIO_BAUD bit 7. This disables the baud-rate generator and clears the remaining
bits (BV6:0).
2.
Write the byte to be transmitted to SSIOx_BUF.
3.
Set the STE bit in SSIOx_CON. This enables transfers and drives the MSB onto the data
pin.
4.
Disable interrupts.
5.
Set the MSB of SSIO_BAUD and write the desired BAUD_VAL to the remaining bits.
This enables the baud-rate generator and starts the down count.
6.
Rewrite the byte to be transmitted to SSIOx_BUF. This starts the transmission.
7.
Enable interrupts.
Using this procedure starts the clock at a known point before each transmission, establishing a
predictable MSB bit time. Interrupts are disabled in step 4 and reenabled in step 7; otherwise, an
interrupt could cause a similar problem between steps 5 and 6.
Clock (SC
x pin)
Data (SD
x pin)
1
2
3
4
"1"
MSB
B6
B5
B4
B3
"0"
"1"
"0"
"0"
A2066-01
Summary of Contents for 8XC196NT
Page 1: ...8XC196NT Microcontroller User s Manual...
Page 2: ...8XC196NT Microcontroller User s Manual June 1995 Order Number 272317 003...
Page 22: ...1 Guide to This Manual...
Page 23: ......
Page 35: ......
Page 36: ...2 Architectural Overview...
Page 37: ......
Page 49: ......
Page 50: ...3 Programming Considerations...
Page 51: ......
Page 66: ...4 Memory Partitions...
Page 67: ......
Page 104: ...5 Standard and PTS Interrupts...
Page 105: ......
Page 147: ......
Page 148: ...6 I O Ports...
Page 149: ......
Page 176: ...7 Serial I O SIO Port...
Page 177: ......
Page 194: ...8 Synchronous Serial I O SSIO Port...
Page 195: ......
Page 211: ......
Page 212: ...9 Slave Port...
Page 213: ......
Page 231: ......
Page 232: ...10 Event Processor Array EPA...
Page 233: ......
Page 270: ...11 Analog to digital Converter...
Page 271: ......
Page 291: ......
Page 292: ...12 Minimum Hardware Considerations...
Page 293: ......
Page 306: ...13 Special Operating Modes...
Page 307: ......
Page 317: ......
Page 318: ...14 Interfacing with External Memory...
Page 319: ......
Page 362: ...15 Programming the Nonvolatile Memory...
Page 363: ......
Page 408: ...A Instruction Set Reference...
Page 409: ......
Page 476: ...B Signal Descriptions...
Page 477: ......
Page 493: ......
Page 494: ...C Registers...
Page 495: ......
Page 565: ......
Page 566: ...Glossary...
Page 567: ......
Page 580: ...Index...
Page 581: ......
Page 597: ......