Section 20 LPC Interface (LPC)
Rev. 1.00 Apr. 28, 2008 Page 676 of 994
REJ09B0452-0100
Table 20.10 HIRQ Setting and Clearing Conditions when LPC Channels are Used
Host Interrupt
Setting Condition
Clearing Condition
HIRQ1
Internal CPU writes to ODR1, then reads 0
from bit IRQ1E1 and writes 1
Internal CPU writes 0 to bit IRQ1E1,
or host reads ODR1
HIRQ12
Internal CPU writes to ODR1, then reads 0
from bit IRQ12E1 and writes 1
Internal CPU writes 0 to bit
IRQ12E1, or host reads ODR1
SMI
(IEDIR2 = 0,
IEDIR3 = 0, or
IEDIR4 = 0)
Internal CPU
•
writes to ODR2, then reads 0 from bit
SMIE2 and writes 1
•
writes to ODR3, then reads 0 from bit
SMIE3A and writes 1
•
writes to TWR15, then reads 0 from bit
SMIE3B and writes 1
•
writes to ODR4, then reads 0 from bit
SMIE4 and writes 1
Internal CPU
•
writes 0 to bit SMIE2, or host
reads ODR2
•
writes 0 to bit SMIE3A, or host
reads ODR3
•
writes 0 to bit SMIE3B, or host
reads TWR15
•
writes 0 to bit SMIE4, or host
reads ODR4
SMI
(IEDIR2 = 1,
IEDIR3 = 1, or
IEDIR4 = 1)
Internal CPU
•
reads 0 from bit SMIE2, then writes 1
•
reads 0 from bit SMIE3A, then writes 1
•
reads 0 from bit SMIE3B, then writes 1
•
reads 0 from bit SMIE4, then writes 1
Internal CPU
•
writes 0 to bit SMIE2
•
writes 0 to bit SMIE3A
•
writes 0 to bit SMIE3B
•
writes 0 to bit SMIE4
HIRQi
(i = 6, 9, 10, 11)
(IEDIR2 = 0,
IEDIR3 = 0, or
IEDIR4 = 0)
Internal CPU
•
writes to ODR2, then reads 0 from bit
IRQiE2 and writes 1
•
writes to ODR3, then reads 0 from bit
IRQiE3 and writes 1
•
writes to ODR4, then reads 0 from bit
IRQiE4 and writes 1
Internal CPU
•
writes 0 to bit IRQiE2, or host
reads ODR2
•
CPU writes 0 to bit IRQiE3, or
host reads ODR3
•
CPU writes 0 to bit IRQiE4, or
host reads ODR4
HIRQi
(i = 6, 9, 10, 11)
(IEDIR2 = 1,
IEDIR3 = 1, or
IEDIR4 = 1)
Internal CPU
•
reads 0 from bit IRQiE2, then writes 1
•
reads 0 from bit IRQiE3, then writes 1
•
reads 0 from bit IRQiE4, then writes 1
Internal CPU
•
writes 0 to bit IRQiE2
•
writes 0 to bit IRQiE3
•
writes 0 to bit IRQiE4
Summary of Contents for H8S/2100 Series
Page 2: ...Rev 1 00 Apr 28 2008 Page ii of xxvi...
Page 54: ...Section 1 Overview Rev 1 00 Apr 28 2008 Page 28 of 994 REJ09B0452 0100...
Page 92: ...Section 2 CPU Rev 1 00 Apr 28 2008 Page 66 of 994 REJ09B0452 0100...
Page 158: ...Section 5 Interrupt Controller Rev 1 00 Apr 28 2008 Page 132 of 994 REJ09B0452 0100...
Page 244: ...Section 8 8 Bit PWM Timer PWMU Rev 1 00 Apr 28 2008 Page 218 of 994 REJ09B0452 0100...
Page 330: ...Section 10 16 Bit Timer Pulse Unit TPU Rev 1 00 Apr 28 2008 Page 304 of 994 REJ09B0452 0100...
Page 416: ...Section 13 8 Bit Timer TMR Rev 1 00 Apr 28 2008 Page 390 of 994 REJ09B0452 0100...
Page 612: ...Section 18 I 2 C Bus Interface IIC Rev 1 00 Apr 28 2008 Page 586 of 994 REJ09B0452 0100...
Page 706: ...Section 20 LPC Interface LPC Rev 1 00 Apr 28 2008 Page 680 of 994 REJ09B0452 0100...
Page 752: ...Section 21 FSI Interface Rev 1 00 Apr 28 2008 Page 726 of 994 REJ09B0452 0100...
Page 774: ...Section 23 RAM Rev 1 00 Apr 28 2008 Page 748 of 994 REJ09B0452 0100...
Page 1008: ...Section 28 Electrical Characteristics Rev 1 00 Apr 28 2008 Page 982 of 994 REJ09B0452 0100...
Page 1020: ...Rev 1 00 Apr 28 2008 Page 994 of 994 REJ09B0452 0100...
Page 1023: ......
Page 1024: ...H8S 2117R Group Hardware Manual...