Analog Devices ADSP-BF53x Blackfin, Reference

Page: 304 / 1042

Terminology
6-76 ADSP-BF53x/BF56x Blackfin Processor Programming Reference
set associative. Cache architecture that limits line placement to a number
of sets (or Ways).
tag. Upper address bits, stored along with the cached data line, to identify
the specific address source in memory that the cached line represents.
valid. A state bit, stored with the tag, indicating that the corresponding
tag and data are current and correct and can be used to satisfy memory
access requests.
victim. A dirty cache line that must be written to memory before it can be
replaced to free space for a cache line allocation.
Way. An array of line storage elements in an N-Way cache (see Figure 6-4
on page 6-12 ).
write back. A cache write policy, also known as copyback. The write data is
written only to the cache line. The modified cache line is written to source
memory only when it is replaced. Cache lines are allocated on both reads
and writes.
write through. A cache write policy (also known as store through). The
write data is written to both the cache line and to the source memory. The
modified cache line is not written to the source memory when it is
replaced. Cache lines must be allocated on reads, and may be allocated on
writes (depending on mode).