Analog Devices ADSP-BF53x Blackfin, Reference

Page: 181 / 1042

ADSP-BF53x/BF56x Blackfin Processor Programming Reference 4-47
Program Sequencer
Exceptions
Exceptions are discussed in “Hardware Errors and Exception Handling”
on page 4-58 .
Hardware Error Interrupt
Hardware Errors are discussed in “Hardware Errors and Exception Han-
dling” on page 4-58 .
Core Timer Interrupt
The Core Timer Interrupt (
IVTMR
) is triggered when the core timer value
reaches zero. For more information about the core timer, see the Hard-
ware Reference Manual for your processor.
General-purpose Interrupts (IVG7-IVG15)
General-purpose interrupts are used for any event that requires processor
attention. For instance, a DMA controller may use them to signal the end
of a data transmission, or a serial communications device may use them to
signal transmission errors.
Software can also trigger general-purpose interrupts by using the
RAISE
instruction. The
RAISE
instruction forces events for interrupts
IVG15-IVG7
,
IVTMR
,
IVHW
,
NMI
, and
RST
, but not for exceptions and emulation (
EVX
and
EMU
, respectively).
L
It is recommended to reserve the two lowest priority interrupts
(
IVG15
and
IVG14
) for software interrupt handlers.
For system interrupts available on specific Blackfin processors, see the
Hardware Reference Manual for that processor.