MSC8144E Reference Manual, Rev. 3
3-38
Freescale
Semiconductor
External Signals
UTP_TSOC
RC15
Output
Input
ATM UTOPIA Transmit Start of Cell
For details, see Chapter 19, Asynchronous Transfer Mode (ATM) Controller.
Reset Configuration Word Bit 15
Used to load part of the Reset Configuration Word during Reset.
All modes
Reset
UTP_RSOC
PCI_AD22
Input
Input/
Output
ATM UTOPIA Receive Start of Cell
For details, see Chapter 18, Asynchronous Transfer Mode (ATM) Controller.
PCI Address/Data Line 22
Part of the PCI address/data bus. For details, see Chapter 15, PCI.
0,1,3,4,5,6,
7
2
UTP_TPRTY
RC14
Output
Input
ATM UTOPIA Transmit Parity
For details, see Chapter 19, Asynchronous Transfer Mode (ATM) Controller.
Reset Configuration Word Bit 14
Used to load part of the Reset Configuration Word during Reset.
All modes
Reset
UTP_RPRTY
PCI_AD21
Input
Input/
Output
ATM UTOPIA Receive Parity
For details, see Chapter 18, Asynchronous Transfer Mode (ATM) Controller.
PCI Address/Data Line 21
Part of the PCI address/data bus. For details, see Chapter 15, PCI.
0,1,3,4,5,6,
7
2
UTP_TEN
PCI_PAR
Input/
Output
Input/
Output
ATM UTOPIA Transmit Enable
For details, see Chapter 18, Asynchronous Transfer Mode (ATM) Controller.
PCI Parity
Part of the PCI address/data bus. For details, see Chapter 15, PCI.
0,1,3,4,5,6,
7
2
UTP_REN
PCI_AD20
Input/
Output
Input/
Output
ATM UTOPIA Receive Enable
For details, see Chapter 18, Asynchronous Transfer Mode (ATM) Controller.
PCI Address/Data Line 20
Part of the PCI address/data bus. For details, see Chapter 15, PCI.
0,1,3,4,5,6,
7
2
UTP_REOP
TMR4
GPIO20
PCI_PAR
Input
Input/
Output
Input/
Output
Input/
Output
Receive End-of-Packet
Timer 4
Configured as input to the counter or output from the counter. Selected through
the GPIO configuration (see Chapter 22, GPIO). For timer functional details, see
Chapter 21, Timers.
General-Purpose Input Output 20
One of 32 GPIOs. For details, see Chapter 22, GPIO.
PCI Parity
For details, see Chapter 15, PCI.
7
0,1,2,3,5,6
0,1,2,3,5,6
4
Table 3-10. UTOPIA Signals (Continued)
Signal Name
Type
Description
I/O Mode
Содержание MSC8144E
Страница 1: ...MSC8144E Reference Manual Quad Core Media Signal Processor MSC8144ERM Rev 3 July 2009 ...
Страница 40: ...MSC8144E Reference Manual Rev 3 xl Freescale Semiconductor Contents 26 5 12 8 RNG Output FIFO 26 186 ...
Страница 48: ...MSC8144E Reference Manual Rev 3 xlviii Freescale Semiconductor ...
Страница 86: ...MSC8144E Reference Manual Rev 3 1 38 Freescale Semiconductor Overview ...
Страница 167: ...OCE Event and JTAG Test Access Port Signals MSC8144E Reference Manual Rev 3 Freescale Semiconductor 3 59 ...
Страница 168: ...MSC8144E Reference Manual Rev 3 3 60 Freescale Semiconductor External Signals ...
Страница 242: ...MSC8144E Reference Manual Rev 3 5 26 Freescale Semiconductor Reset ...
Страница 314: ...MSC8144E Reference Manual Rev 3 8 24 Freescale Semiconductor General Configuration Registers ...
Страница 414: ...MSC8144E Reference Manual Rev 3 10 14 Freescale Semiconductor MSC8144E SC3400 DSP Subsystem ...
Страница 452: ...MSC8144E Reference Manual Rev 3 11 38 Freescale Semiconductor Internal Memory Subsystem ...
Страница 520: ...MSC8144E Reference Manual Rev 3 12 68 Freescale Semiconductor DDR SDRAM Memory Controller ...
Страница 884: ...MSC8144E Reference Manual Rev 3 17 44 Freescale Semiconductor RapidIO Interface Dedicated DMA Controller ...
Страница 1070: ...MSC8144E Reference Manual Rev 3 21 28 Freescale Semiconductor Timers ...