Performance Monitor
MSC8144E Reference Manual, Rev. 3
Freescale Semiconductor
25-75
Inbound buffer utilization. When this event is selected, each bit
corresponds to the number of inbound buffers being used. Each
bit will be asserted for as long as the corresponding number of
buffers is used.
Ref:33
Inbound buffer, priority 0 utilization. When this event is selected,
each bit corresponds to the number of priority 0 inbound buffer
being used. Each bit will be asserted for as long as the
corresponding number of buffers is used.
Ref:31
RapidIO Delta Events
A received packet has been sent to OCN for passthrough
C3:11
OCN reorder occurred.
C4:12
OCN reorder occurred, priority 0.
C5:8
OCN reorder occurred, priority 1.
C6:7
OCN reorder occurred, priority 2.
C7:6
OCN reorder occurred priority 3.
C8:5
Clock cycle occurred in which an OCN tag is unavailable, any
priority. Event asserted for as many clock cycles as this is true.
C1:59
Clock cycle occurred in which an OCN tag is unavailable,
priority 0. Event asserted for as many clock cycles as this is
true.
C2:63
Clock cycle occurred in which an OCN tag is unavailable,
priority 1. Event asserted for as many clock cycles as this is
true.
C3:62
Clock cycle occurred in which an OCN tag is unavailable,
priority 2. Event asserted for as many clock cycles as this is
true.
C4:60
Clock cycle occurred in which an OCN tag is unavailable,
priority 3. Event asserted for as many clock cycles as this is
true.
C5:57
Packet sent to RapidIO
C6:61
Packet was misaligned
C7:58
Packet was retried
C8:55
Packet was reordered
C1:8
Packet sent to RapidIO of priority 0
C2:12
Packet sent to RapidIO of priority 1
C3:12
Packet sent to RapidIO of priority 2
C4:13
Packet sent to RapidIO of priority 3
C5:9
Clock cycle occurred in which the outbound buffer is full to any
priority. Event asserted for as many clock cycles as this is true.
C6:8
Clock cycle occurred in which the outbound buffer is full to
priority 0. Event asserted for as many clock cycles as this is
true.
C7:7
Table 25-39. Performance Monitor Events Performance
Event Counted
Number
Description of Event Counted
Содержание MSC8144E
Страница 1: ...MSC8144E Reference Manual Quad Core Media Signal Processor MSC8144ERM Rev 3 July 2009 ...
Страница 40: ...MSC8144E Reference Manual Rev 3 xl Freescale Semiconductor Contents 26 5 12 8 RNG Output FIFO 26 186 ...
Страница 48: ...MSC8144E Reference Manual Rev 3 xlviii Freescale Semiconductor ...
Страница 86: ...MSC8144E Reference Manual Rev 3 1 38 Freescale Semiconductor Overview ...
Страница 167: ...OCE Event and JTAG Test Access Port Signals MSC8144E Reference Manual Rev 3 Freescale Semiconductor 3 59 ...
Страница 168: ...MSC8144E Reference Manual Rev 3 3 60 Freescale Semiconductor External Signals ...
Страница 242: ...MSC8144E Reference Manual Rev 3 5 26 Freescale Semiconductor Reset ...
Страница 314: ...MSC8144E Reference Manual Rev 3 8 24 Freescale Semiconductor General Configuration Registers ...
Страница 414: ...MSC8144E Reference Manual Rev 3 10 14 Freescale Semiconductor MSC8144E SC3400 DSP Subsystem ...
Страница 452: ...MSC8144E Reference Manual Rev 3 11 38 Freescale Semiconductor Internal Memory Subsystem ...
Страница 520: ...MSC8144E Reference Manual Rev 3 12 68 Freescale Semiconductor DDR SDRAM Memory Controller ...
Страница 884: ...MSC8144E Reference Manual Rev 3 17 44 Freescale Semiconductor RapidIO Interface Dedicated DMA Controller ...
Страница 1070: ...MSC8144E Reference Manual Rev 3 21 28 Freescale Semiconductor Timers ...