DocID018909 Rev 11
RM0090
Flexible memory controller (FMC)
1669
Figure 477. Burst read SDRAM access
The FMC SDRAM controller features a Cacheable read FIFO (6 lines x 32 bits). It is used to
store data read in advance during the CAS latency period and during the RPIPE delay. The
following the formula is applied:
The RBURST bit must be set in the FMC_SDCR1 register to anticipate the next read
access.
Example:
•
CAS latency = 3, RPIPE delay = 0: 4 data (not committed) are stored in the FIFO.
•
CAS latency = 3, RPIPE delay = 2: 5 data (not committed) are stored in the FIFO.
The read FIFO features a 14-bit address tag to each line to identify its content: 11 bits for the
column address, 2 bits to select the internal bank and the active row, and 1 bit to select the
SDRAM device
When the end of the row is reached in advance during an AHB burst read, the data read in
advance (not committed) are not stored in the read FIFO. For single read access, data are
correctly stored in the FIFO.
Each time a read request occurs, the SDRAM controller checks:
•
If the address matches one of the address tags, data are directly read from the FIFO
and the corresponding address tag/ line content is cleared and the remaining data in
the FIFO are compacted to avoid empty lines.
•
Otherwise, a new read command is issued to the memory and the FIFO is updated with
new data. If the FIFO is full, the older data are lost.
-36
.2!3
!;=
3$#,+
2OWN
#OLC
3$.%
42#$
.7%
#OLA
#OLD
#OLB
#OLE #OLF
.#!3
$!4!;=
$NC
$NE
$NA
$NF
$NB
$ND
#!3LATENCY
Number of anticipated data
CAS latency 1
RPIPE delay
(
)
2
⁄
+
+
=
