DocID018909 Rev 11
921/1731
RM0090
Serial audio interface (SAI)
957
29.3
Functional block diagram
The block diagram of the SAI is shown in
.
Figure 283. Functional block diagram
The SAI is mainly composed of two audio sub-blocks with their own clock generator. Each
audio block integrates a 32-bit shift register controlled by their own functional state machine.
Data are stored or read from the dedicated FIFO. FIFO may be accessed by the CPU, or by
DMA in order to leave the CPU free during the communication. Each audio block is
independent. They can be synchronous with each other.
An I/O line controller manages each dedicated pins for a given audio block in the SAI. If the
two blocks are synchronized, this controller reduces the number of I/Os used, freeing up an
FS pin, an SCK pin and eventually an MCLK pin, making them general purpose I/Os.
The functional state machine can be configured to address a wide range of audio protocols.
Some registers are present to set-up the desired protocols (audio frame waveform
generator).
The audio block can be a transmitter or receiver, in master or slave mode. The master mode
means the bit clock SCK and the frame synchronization signal are generated from the SAI,
whereas in slave mode, they come from another external or internal master. There is a
particular case for which the FS signal direction is not directly linked to the master or slave
069
),)2
),)2
$XGLREORFN$
ELWVKLIWUHJLVWHU
$3%LQWHUIDFH
$3%LQWHUIDFH
6HULDO$XGLR,QWHUIDFH
),)2FWUO
)60
&RQILJXUDWLRQ
UHJLVWHUVDQG
6WDWXVUHJLVWHU
$3%
$3%
6$,B&.B$
V\QFKUR
FWUORXW
LQWBVFN
LQWB)6
)6B$
6&.B$
6'B$
0&/.B$
6$,B;&5
&ORFNJHQHUDWRU
$XGLREORFN$
)60
6$,
$XGLREORFN%
),)2FWUO
&RQILJXUDWLRQ
UHJLVWHUVDQG
6WDWXVUHJLVWHU
&ORFNJHQHUDWRU
$XGLREORFN%
6$,B;&5
6$,B&.B%
,2OLQH0DQDJHPHQW
)6B%
6&.B%
6'B%
0&/.B%
ELWVKLIWUHJLVWHU
