DocID018909 Rev 11
307/1731
RM0090
DMA controller (DMA)
340
Figure 33. System implementation of the two DMA controllers
(STM32F405xx/07xx and STM32F415xx/17xx )
1. The DMA1 controller AHB peripheral port is not connected to the bus matrix like DMA2 controller. As a result, only DMA2
streams are able to perform memory-to-memory transfers.
-36
$-!CONTROLLER
!("
PER
IPH
!RBITER
!
(
"MEMOR
Y
&)&/
$-!CONTROLLER
!("
MEMOR
Y
"USMATRIX
!("
!RBITER
!("
PER
IPH
-!00).'
&)
&
/
%XTERNALMEMORY
&LASH
MEMORY
+"32!-
!("PERIPHERALS
MULTILAYER
!("!0"
BRIDGE
DUAL!("
!0"
!0"
!("!0"
BRIDGE
DUAL!("
!0"
!0"
PERIPHERALS
!("
SLA
VE
!("
SLA
VE
POR
T
POR
T
POR
T
POR
T
CONTROLLER&3-#
$-!REQUEST
PERIPHERALS
+"32!-
!("PERIPHERALS
4O!(" PER
IPHER
ALS
4O!(" PER
IPHER
ALS
$#/$%
)#/$%