STMicroelectronics SPEAr300, Reference Manual

Page: 401 / 844

RM0082 AS_Cryptographic co-processor (C3)
Doc ID 018672 Rev 1 401/844
UHH_WX0
(1)
Message Scheduler #0 R/W 32’h0 0x064
UHH_WX1
(1)
Message Scheduler #1 R/W 32’h0 0x068
UHH_WX2
(1)
Message Scheduler #2 R/W 32’h0 0x06C
UHH_WX3
(1)
Message Scheduler #3 R/W 32’h0 0x070
UHH_WX4
(1)
Message Scheduler #4 R/W 32’h0 0x074
UHH_WX5
(1)
Message Scheduler #5 R/W 32’h0 0x078
UHH_WX6
(1)
Message Scheduler #6 R/W 32’h0 0x07C
UHH_WX7
(1)
Message Scheduler #7 R/W 32’h0 0x080
UHH_WX8
(1)
Message Scheduler #8 R/W 32’h0 0x084
UHH_WX9
(1)
Message Scheduler #9 R/W 32’h0 0x088
UHH_WX10
(1)
Message Scheduler #10 R/W 32’h0 0x08C
UHH_WX11
(1)
Message Scheduler #11 R/W 32’h0 0x090
UHH_WX12
(1)
Message Scheduler #12 R/W 32’h0 0x094
UHH_WX13
(1)
Message Scheduler #13 R/W 32’h0 0x098
UHH_WX14
(1)
Message Scheduler #14 R/W 32’h0 0x09C
UHH_WX15
(1)
Message Scheduler #15 R/W 32’h0 0x0A0
UHH_UHR
(1)
Current Hash Constant R/W 32’h0 0x0A4
UHH_BCLO
(1)
Bit Count Register (LSW) R/W 32’h0 0x0A8
UHH_BCHI
(1)
Bit Count Register (MSW) R/W 32’h0 0x0AC
UHH_RK0 Digest of the HMAC key #0 R/W 32’h0 0x0B0
UHH_RK1 Digest of the HMAC key #1 R/W 32’h0 0x0B4
UHH_RK2 Digest of the HMAC key #2 R/W 32’h0 0x0B8
UHH_RK3 Digest of the HMAC key #3 R/W 32’h0 0x0BC
UHH_RK4 Digest of the HMAC key #4 R/W 32’h0 0x0C0
UHH_RK5 Digest of the HMAC key #5 R/W 32’h0 0x0C4
UHH_RK6 Digest of the HMAC key #6 R/W 32’h0 0x0C8
UHH_RK7 Digest of the HMAC key #7 R/W 32’h0 0x0CC
UHH_RH0 HMAC working Register #0 R/W 32’h0 0x0D0
UHH_RH1 HMAC working Register #1 R/W 32’h0 0x0D4
UHH_RH2 HMAC working Register #2 R/W 32’h0 0x0D8
UHH_RH3 HMAC working Register #3 R/W 32’h0 0x0DC
UHH_RH4 HMAC working Register #4 R/W 32’h0 0x0E0
UHH_RH5 HMAC working Register #5 R/W 32’h0 0x0E4
UHH_RH6 HMAC working Register #6 R/W 32’h0 0x0E8
UHH_RH7 HMAC working Register #7 R/W 32’h0 0x0EC
Table 343. UHH channel registers map (continued)
Symbol Name Type Initial value Address