Miscellaneous registers (Misc)
RM0082
208/844
Doc ID 018672 Rev 1
12
Miscellaneous registers (Misc)
The miscellaneous block is an array of registers which manages the SoC main configuration
schemes and controls all basic device functionalities; the top view is given in the next figure.
Figure 21.
Top view of miscellaneous registers
12.1 Signal
description
The next table shows the APB system interface
Table 155.
APB interface signals
Miscellaneous Registers
APB
APB I/F
Control
Reg #n
Reg #0
Reg #1
Status
Commands
APB interface signals
Signal
Type
Description
Apb_clk
In
APB port clock.
Apb_resetn
In
APB Input reset.
Apb_addr(31:0)
In
APB Address bus.
Apb_sel
In
APB select.
Apb_enable
In
APB strobe signal.
Apb_write
In
APB write signal.
Apb_wdata(31:0)
In
APB write data bus.
Apb_rdata(31:0)
Out
APB read data bus.
