![Omron CP1L-EL20DR-D Operation Manual Download Page 719](http://html1.mh-extra.com/html/omron/cp1l-el20dr-d/cp1l-el20dr-d_operation-manual_743755719.webp)
685
Auxiliary Area Allocations by Function
Appendix C
Memory Cassette Information
Name
Address
Description
Access
Updated
Memory Cassette Access
Status
A342
A342.03: ON when data is being written to the Memory
Cassette or the Memory Cassette is being ini-
tialized. OFF when processing has been com-
pleted.
A342.04: ON when data is being read from the Memory
Cassette. OFF when processing has been
completed.
A342.05: ON when data is being compared with data on
the Memory Cassette. OFF when processing
has been completed.
A342.07: ON when an error occurs in initializing the
Memory Cassette.
OFF the next time the Memory Cassette is
accessed normally (initialized, written, read, or
compared).
A342.08: ON when an error occurs in writing the Mem-
ory Cassette.
OFF the next time the Memory Cassette is
accessed normally (initialized, written, read, or
compared).
A342.10: ON when an error occurs in reading or com-
paring the Memory Cassette.
OFF the next time the Memory Cassette is
accessed normally (initialized, written, read, or
compared).
A342.12: ON when the data in the CPU Unit is not the
same as the data in the Memory Cassette
when a verification operation is performed.
OFF the next time the Memory Cassette is
accessed normally (initialized, written, read, or
compared).
A342.13: ON when the Memory Cassette is being
accessed. OFF when processing has been
completed.
A342.15: ON when a Memory Cassette is mounted.
OFF when a Memory Cassette is not mounted.
Read-only
Memory Casette Verification
Results
A494
Stores the results of comparing data in the Memory Cas-
sette and CPU Unit. Each bit turns ON to indicate status.
A494.00: User program is different.
A494.01: Function block sources are different.
A494.02: Parameter area is different.
A494.03: Symbol table is different.
A494.04: Comments are different.
A494.05: Program indices are different.
A494.06: Data memory is different.
A494.07: DM initial values are different.
Read-only
Summary of Contents for CP1L-EL20DR-D
Page 3: ...CP1L EL20D CP1L EM30D CP1L EM40D CP1L EL EM CPU Unit Operation Manual Produced July 2017...
Page 4: ...iv...
Page 10: ...x...
Page 22: ...xxii...
Page 34: ...xxxiv Software Licenses and Copyrights 7...
Page 192: ...158 Trial Operation and Debugging Section 5 3...
Page 250: ...216 Automatic Clock Adjustment and Specifying Servers by Host Name Section 6 7...
Page 666: ...632 Trouble Shooting Section 11 7...
Page 696: ...662 Standard Models Appendix A...
Page 805: ...771 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Page 806: ...772 Connections to Serial Communications Option Boards Appendix F...
Page 836: ...802 PLC Setup Appendix G...
Page 838: ...804 TCP Status Transitions Appendix H...
Page 840: ...806 Ethernet Network Parameters Appendix I...
Page 842: ...808 Buffer Configuration CP1L EL EM Appendix J...
Page 844: ...810 Ethernet Specifications Appendix K...
Page 851: ...Index 817 work words 118 write protection 447...
Page 852: ...818 Index...
Page 854: ...820 Revision History...
Page 855: ......