5-124
Bus Interface
AMD-K5 Processor Technical Reference Manual
18524C/0—Nov1996
the Halt state, the processor transitions to the Stop Grant
state; it then returns to the Halt state when STPCLK is
negated. No processor registers are saved before entering the
Halt state because the processor returns to the next unexe-
cuted instruction in program order when it returns to its prior
operating mode. Within the Halt state, the processor disables
the majority of its internal clock distribution and (if STPCLK
is asserted) the internal pullup resistor on STPCLK. However,
its phase-lock loop still runs, its key internal logic is still
clocked, most of its inputs and outputs retain their last state
(except D63–D0 and DP7–DP0, which are floated), and it still
responds to input signals.
The assertion of STPCLK causes the processor to enter the
Stop Grant state. The processor can enter the Stop Grant state
from the normal operating modes (Real, Protected or Virtual-
8086), SMM, or the Halt state. When STPCLK is negated, the
processor leaves the Stop Grant state and returns to the mode
from which it entered. If the Stop Grant state was entered from
the Halt state, negation of STPCLK returns the processor to
the Halt state. Otherwise, negation of STPCLK or assertion of
RESET returns the processor to a normal operating mode
(Real, Protected or Virtual-8086) or SMM. If INIT is asserted in
the Stop Grant state, the signal is latched and acted upon after
STPCLK is negated. No processor registers are saved before
entering the Stop Grant state because the processor returns to
the next unexecuted instruction in program order when it
returns to its prior operating mode. Within the Stop Grant
state (as in the Halt state) the processor disables the majority
of its internal clock distribution and (if STPCLK is asserted)
the internal pullup resistor on STPCLK. However, its phase-
lock loop still runs, its key internal logic is still clocked, most
of its inputs and outputs retain their last state (except D63–D0
and DP7–DP0, which are floated), and it still responds to input
signals.
An inquire cycle driven while the processor is in the Stop
Grant state or the Halt state causes the processor to transition
to the Stop Grant Inquire state. As for inquire cycles driven
from any other state, system logic must assert AHOLD, BOFF,
or HOLD to obtain the address bus before driving EADS, INV,
and the inquire address. The processor responds normally by
driving HITM and/or HIT and performing any necessary cache-
state transition. If HITM is asserted, the processor drives a nor-
Summary of Contents for AMD-K5
Page 1: ...AMD K5 Processor Technical Reference Manual TM...
Page 10: ...x AMD K5 Processor Technical Reference Manual 18524C 0 Nov1996...
Page 24: ...1 4 Overview AMD K5 Processor Technical Reference Manual 18524C 0 Nov1996...
Page 54: ...2 30 Internal Architecture AMD K5 Processor Technical Reference Manual 18524C 0 Nov1996...
Page 116: ...4 26 Performance AMD K5 Processor Technical Reference Manual 18524C 0 Nov1996...
Page 356: ...6 44 System Design AMD K5 Processor Technical Reference Manual 18524C 0 Nov1996...
Page 380: ...7 24 Test and Debug AMD K5 Processor Technical Reference Manual 18524C 0 Nov1996...
Page 396: ...A 16 AMD K5 Processor Technical Reference Manual 18524C 0 Nov1996...
Page 406: ...I 10 Index AMD K5 Processor Technical Reference Manual 18524C 0 Nov1996...