20
SLAU367P – October 2012 – Revised April 2020
Copyright © 2012–2020, Texas Instruments Incorporated
List of Figures
4-12.
Word-Register Operation
................................................................................................
4-13.
Register – Address-Word Operation
...................................................................................
4-14.
Address-Word – Register Operation
...................................................................................
4-15.
Indexed Mode in Lower 64KB
...........................................................................................
4-16.
Indexed Mode in Upper Memory
.......................................................................................
4-17.
Overflow and Underflow for Indexed Mode
...........................................................................
4-18.
Example for Indexed Mode
..............................................................................................
4-19.
Symbolic Mode Running in Lower 64KB
..............................................................................
4-20.
Symbolic Mode Running in Upper Memory
...........................................................................
4-21.
Overflow and Underflow for Symbolic Mode
..........................................................................
4-22.
MSP430 Double-Operand Instruction Format
.........................................................................
4-23.
MSP430 Single-Operand Instructions
..................................................................................
4-24.
Format of Conditional Jump Instructions
..............................................................................
4-25.
Extension Word for Register Modes
...................................................................................
4-26.
Extension Word for Non-Register Modes
..............................................................................
4-27.
Example for Extended Register or Register Instruction
.............................................................
4-28.
Example for Extended Immediate or Indexed Instruction
...........................................................
4-29.
Extended Format I Instruction Formats
................................................................................
4-30.
20-Bit Addresses in Memory
............................................................................................
4-31.
Extended Format II Instruction Format
.................................................................................
4-32.
PUSHM and POPM Instruction Format
................................................................................
4-33.
RRCM, RRAM, RRUM, and RLAM Instruction Format
..............................................................
4-34.
BRA Instruction Format
..................................................................................................
4-35.
CALLA Instruction Format
...............................................................................................
4-36.
Decrement Overlap
.......................................................................................................
4-37.
Stack After a RET Instruction
...........................................................................................
4-38.
Destination Operand—Arithmetic Shift Left
...........................................................................
4-39.
Destination Operand—Carry Left Shift
.................................................................................
4-40.
Rotate Right Arithmetically RRA.B and RRA.W
......................................................................
4-41.
Rotate Right Through Carry RRC.B and RRC.W
....................................................................
4-42.
Swap Bytes in Memory
...................................................................................................
4-43.
Swap Bytes in a Register
................................................................................................
4-44.
Rotate Left Arithmetically—RLAM[.W] and RLAM.A
.................................................................
4-45.
Destination Operand-Arithmetic Shift Left
.............................................................................
4-46.
Destination Operand-Carry Left Shift
..................................................................................
4-47.
Rotate Right Arithmetically RRAM[.W] and RRAM.A
................................................................
4-48.
Rotate Right Arithmetically RRAX(.B,.A) – Register Mode
..........................................................
4-49.
Rotate Right Arithmetically RRAX(.B,.A) – Non-Register Mode
....................................................
4-50.
Rotate Right Through Carry RRCM[.W] and RRCM.A
..............................................................
4-51.
Rotate Right Through Carry RRCX(.B,.A) – Register Mode
........................................................
4-52.
Rotate Right Through Carry RRCX(.B,.A) – Non-Register Mode
..................................................
4-53.
Rotate Right Unsigned RRUM[.W] and RRUM.A
.....................................................................
4-54.
Rotate Right Unsigned RRUX(.B,.A) – Register Mode
..............................................................
4-55.
Swap Bytes SWPBX.A Register Mode
................................................................................
4-56.
Swap Bytes SWPBX.A In Memory
.....................................................................................
4-57.
Swap Bytes SWPBX[.W] Register Mode
..............................................................................
4-58.
Swap Bytes SWPBX[.W] In Memory
...................................................................................
4-59.
Sign Extend SXTX.A
.....................................................................................................
4-60.
Sign Extend SXTX[.W]
...................................................................................................