Nuvoton ARM Cortex NuMicro M451 Series, Technical Reference Manual

Page: 967 / 1006

M451
May. 4, 2018 Page 967 of 1006 Rev.2.08
M4
51
S
E
RI
E
S
T
E
CH
NICA
L RE
F
E
R
E
NC
E
M
A
NU
A
L
A/D Status Register 2 (EADC_STATUS2)
Register Offset R/W Description Reset Value
EADC_STATUS2 0xF8 R/W A/D Status Register 2 0x0000_0000
31 30 29 28 27 26 25 24
Reserved AOV AVALID STOVF ADOVIF
23 22 21 20 19 18 17 16
BUSY Reserved CHANNEL
15 14 13 12 11 10 9 8
ADCMPO3 ADCMPO2 ADCMPO1 ADCMPO0 ADOVIF3 ADOVIF2 ADOVIF1 ADOVIF0
7 6 5 4 3 2 1 0
ADCMPF3 ADCMPF2 ADCMPF1 ADCMPF0 ADIF3 ADIF2 ADIF1 ADIF0
Bits Description
[31:28] Reserved Reserved.
[27]
AOV
for All Sample Module A/D Result Data Register Overrun Flags Check
n=0~18.
0 = None of sample module data register overrun flag OVn (EADC_DATn[16]) is set to 1.
1 = Any one of sample module data register overrun flag OVn (EADC_DATn[16]) is set to
1.
Note: This bit will keep 1 when any OVn Flag is equal to 1.
[26] AVALID
for All Sample Module A/D Result Data Register EADC_DAT Data Valid Flag Check
n=0~18.
0 = None of sample module data register valid flag VALIDn (EADC_DATn[17]) is set to 1.
1 = Any one of sample module data register valid flag VALIDn (EADC_DATn[17]) is set to
1.
Note: This bit will keep 1 when any VALIDn Flag is equal to 1.
[25] STOVF
for All A/D Sample Module Start of Conversion Overrun Flags Check
n=0~18.
0 = None of sample module event overrun flag SPOVFn (EADC_OVSTS[n]) is set to 1.
1 = Any one of sample module event overrun flag SPOVFn (EADC_OVSTS[n]) is set to
1.
Note: This bit will keep 1 when any SPOVFn Flag is equal to 1.
[24]
ADOVIF
All A/D Interrupt Flag Overrun Bits Check
n=0~3.
0 = None of ADINT interrupt flag ADOVIFn (EADC_STATUS2[11:8]) is overwritten to 1.
1 = Any one of ADINT interrupt flag ADOVIFn (EADC_STATUS2[11:8]) is overwritten to
1.
Note: This bit will keep 1 when any ADOVIFn Flag is equal to 1.