Infineon Technologies TC1784, Руководство пользователя

Страница: 1928 / 2350

TC1784
General Purpose Timer Array (GPTA
®
v5)
User´s Manual 21-276 V1.1, 2011-05
GPTA
®
v5, V1.14
The emergency stop signal always controls 8-bit groups of port lines. The enable
function is controlled for each pin by bits ENy (y = number of port line) which are located
in the Px_ESR (x = port number) registers. When the emergency stop signal generated
in the SCU becomes active and bit Px_ESR.ENy set, output line Px.y is set to the value
of register Px_OUT.Py (emergency enabled). Output Px.y is not affected by the
emergency stop signal when bit Px_OUT.Py is reset (emergency disabled).
When the emergency stop signal is released, Pin x.y is switched back to the previously
selected GPTA
®
v5 output function without reprogramming the related port registers.
Table 21-27 Emergency Control for GPTA
®
v5 Port Output Lines
Port ESR
Register ESR
Enable Bits GPTA
®
v5
Output Lines
LTCA
Output Lines
Port 0 P0_ESR EN[15:0] OUT[15:0] / OUT[71:56] OUT[15:0
Port 1 P1_ESR EN[11:0] OUT[27:16] / OUT[79:72], OUT[51:48] OUT[27:16]
Port 2 P2_ESR EN[7:0] OUT[39:32] OUT[39:32]
Port 3 P3_ESR EN[7:0] OUT[39:32] OUT[39:32]
Port 4 P4_ESR EN[3:0] OUT[31:28] / OUT[55:52]
Port 5 P5_ESR EN[7:0] OUT[47:40]
Port 6 P6_ESR EN[15:0] OUT[71:56]