Infineon Technologies TC1784, Руководство пользователя

Страница: 1814 / 2350

TC1784
General Purpose Timer Array (GPTA
®
v5)
User´s Manual 21-162 V1.1, 2011-05
GPTA
®
v5, V1.14
FPCSTAT Filter and Prescaler Cell
Status Register 0044
H
U, SV U, SV 3 Page 21-167
FPCCTRk Filter and Prescaler Cell
Control Register k
(k = 0-5) 0048
H
+ k
×
8
U, SV U, SV 3 Page 21-168
FPCTIMk Filter and Prescaler Cell
Timer Register k (k = 0-
5) 004C
H
+ k
×
8
U, SV U, SV 3 Page 21-170
PDLCTR Phase Discrimination
Logic Control Register 0078
H
U, SV U, SV 3 Page 21-171
DCMCTRk Duty Cycle
Measurement Control
Register k (k = 0-3)
0080
H
+ k
×
16
U, SV U, SV 3 Page 21-173
DCMTIMk Duty Cycle
Measurement Timer
Register k (k = 0-3) 0084
H
+ k
×
16
U, SV U, SV 3 Page 21-174
DCMCAVk Duty Cycle
Measurement Capture
Register k (k = 0-3)
0088
H
+ k
×
16
U, SV U, SV 3 Page 21-175
DCMCOVk Duty Cycle
Measurement
Capture/Compare
Register k (k = 0-3)
008C
H
+ k
×
16
U, SV U, SV 3 Page 21-175
PLLCTR Phase Locked Loop
Control Register 00C0
H
U, SV U, SV 3 Page 21-176
PLLMTI Phase Locked Loop
Micro Tick Register 00C4
H
U, SV U, SV 3 Page 21-177
PLLCNT Phase Locked Loop
Counter Register 00C8
H
U, SV U, SV 3 Page 21-178
PLLSTP Phase Locked Loop
Step Register 00CC
H
U, SV U, SV 3 Page 21-177
PLLREV Phase Locked Loop
Reload Register 00D0
H
U, SV U, SV 3 Page 21-178
Table 21-19 Registers Overview - GPTA0 Kernel Registers (cont’d)
Register
Short
Name Register Long Name Offset
Addr.
1)
Access Mode Reset
Class Description
see
Read Write