![Mitsubishi Electric FR-F820-00046 Instruction Manual Download Page 389](http://html.mh-extra.com/html/mitsubishi-electric/fr-f820-00046/fr-f820-00046_instruction-manual_1811886389.webp)
Parameters
(M) Monitor display and monitor output signal
FR-F800
5 - 217
●
When Pr. 291 "Pulse train I/O selection" = "10, 11, 20, 21, 100", this is high-speed pulse train output
for open collector output. A maximum pulse train of 55k pulses/s is output.
There are two types of pulse width: "50% duty" and "fixed ON width"; this cannot be adjusted with
the calibration parameter C0 (Pr. 900) "FM/CA terminal calibration".
*
The pulses may weaken due to stray capacitance in the wiring if the wiring is long, and the pulse
counter will be unable to recognize the pulses. Connect the open collector output to the power
source with a pull-up resistor if the wiring is too long.
Check the pulse counter specs for the pull-up resistance. The resistance should be at 80 mA of the
load current or less.
●
When Pr. 291 = "10, 11", the pulse cycle is 50 % duty (ON width and OFF width are the same).
●
When Pr. 291 = "20, 21, 100", the pulse ON width is output at a fixed width (approx. 10 μs).
●
At the "100" setting, the same pulse train from the pulse train input (terminal JOG) will be
outputted. This is used when running at a synchronized speed with more than one inverter.
(Refer to page 5-140.)
50 kpps when the monitor output value is 100%.
Fig. 5-86:
High-speed pulse train output circuit
(example of connection to pulse counter)
I002613E
I002614E, I002615E
Fig. 5-87:
The two types of pulse width
Item
High-speed pulse train output specifications
Output method
NPN open collector output
Voltage between collector-emitter
30 V (max.)
Maximum permissible load current
80 mA
Output pulse rate
0 to 55 kpps
Output resolution
3 pps (excluding jitter)
Tab. 5-97:
High-speed pulse train output specifications
FM
SD
Pull up resistance *
Inverter
Pulse counter
Pulse of Pr. 291 = "10, 11"
Pulse of Pr. 291 = "20, 21, 100"
* "HIGH" indicates when the open collector output transistor is OFF.
50 % duty
50 % duty
Approx. 10 μs
Approx. 10 μs
Low
Hi *
Low
Hi *
Summary of Contents for FR-F820-00046
Page 2: ......
Page 4: ......
Page 114: ...System configuration for Ethernet communication FR F800 E Installation and wiring 2 86 ...
Page 172: ...Basic operation procedure JOG operation Basic operation 4 32 ...
Page 812: ...Inverter to inverter link function FR F800 E Parameters 5 640 ...
Page 900: ...Outline dimension drawings Specifications 8 26 ...
Page 929: ...Appendix EC Declarations of Conformity FR F800 A 29 ...
Page 930: ...EC Declarations of Conformity Appendix A 30 ...
Page 931: ...Appendix EC Declarations of Conformity FR F800 A 31 ...
Page 932: ...EC Declarations of Conformity Appendix A 32 ...
Page 933: ...Appendix EC Declarations of Conformity FR F800 A 33 ...
Page 934: ...EC Declarations of Conformity Appendix A 34 ...
Page 935: ...Appendix EC Declarations of Conformity FR F800 A 35 ...
Page 936: ...EC Declarations of Conformity Appendix A 36 ...
Page 937: ...Appendix EC Declarations of Conformity FR F800 A 37 ...
Page 938: ...EC Declarations of Conformity Appendix A 38 ...
Page 939: ......