Toshiba GR 200 Series, Инструкция по эксплуатации

Страница: 944 / 1563

6F2S1915 (0.46)
GRZ200 (Soft 031 & 032)
- 923 -
5.4.2
Binary input circuit
The binary input circuit has a threshold for the input voltage and the user can regulate the
threshold using scheme switches and settings. Additionally, the binary input circuit has a
function in response to chattering signals produced by bouncing contacts, a programmable logic
for retarding and inverting the signal, and the user can set the respective features with
settings. Table 5.4-3 shows the respective settings and ranges in the standard type. Table 5.4-4
shows the ones in the variable types.
Table 5.4-3 Setting items for binary input circuits in the standard type
Setting item 1 Range
Uni
ts
Contents Default
Common
THRES_Lvl
Low/High – Threshold level for input voltage
Low
CMP_NUM
4 to 9 – Number of times in the filter
4
BI1_CPL
Off/On – Switch of programmable operation in BI1
Off
BI1 On Delay Timer 0.000 to 300.000 s Value in the on-delay timer 0.000
Off Delay Timer 0.000 to 300.000 s Value in the off-delay timer 0.000
INVERSE-SW Normal / Inverse – Inversion operation of BI1 signal Normal
BI2_CPL Off/On – Switch of programmable operation in BI2 Off
BI2 On Delay Timer 0.000 to 300.000 s Value in the on-delay timer 0.000
Off Delay Timer 0.000 to 300.000 s Value in the off-delay timer 0.000
INVERSE-SW Normal / Inverse – Inversion operation of BI2 signal Normal
BI3_CPL Off/On – Switch of programmable operation in BI3 Off
BI3 On Delay Timer 0.000 to 300.000 s Value in the on-delay timer 0.000
Off Delay Timer 0.000 to 300.000 s Value in the off-delay timer 0.000
INVERSE-SW Normal / Inverse – Inversion operation of BI3 signal Normal
….. ….. ….. ….. …..
BI
n
_CPL Off/On – Switch of programmable operation in BI
n
Off
BI
n
2
On Delay Timer 0.000 to 300.000 s Value in the on-delay timer 0.000
Off Delay Timer 0.000 to 300.000 s Value in the off-delay timer 0.000
INVERSE-SW Normal / Inverse – Inversion operation of BIn signal Normal
1
Note: Setting items are provided in each slot; see Figure 5.4-4.
2
Note: BI n_CPL and other settings are provided for all binary input circuits. For
example, the user can configure 18 CPLs in the BI1A module.
3
Note: Each setting item above is required to set at every IO_slots.