Samsung S5PC100, Руководство пользователя

Страница: 638 / 1863

UART S5PC100 USER’S MANUAL (REV1.0)
8.1-14
6.2 UART CONTROL REGISTER
•
UCON0, R/W, Address = 0xEC00_0004
•
UCON1, R/W, Address = 0xEC00_0404
•
UCON2, R/W, Address = 0xEC00_0804
•
UCON3, R/W, Address = 0xEC00_0C04
There are four UART control registers namely UCON0, UCON1, UCON2 and UCON3 in the UART block.
UCONn Bit Description Reset Value
Clock Selection [11:10] Selects PCLK, UART_CLK (from PAD) or SCLK_UART (from
Clock Controller) clock for the UART baud rate.
x0 = PCLK: DIV_VAL
1)
= (PCLK / (bps x 16) )
−
1
01 = UART_CLK: DIV_VAL
1)
= (UART_CLK / (bps x 16) )
−
1
11 = SCLK_UART: DIV_VAL
1)
= (SCLK_UART / (bps x 16) )
−
1
0
Tx Interrupt Type [9] Interrupt request type.
2)
0 = Pulse (Interrupt is requested as soon as the Tx buffer is empty
in Non-FIFO mode or reaches Tx FIFO Trigger Level in FIFO
mode.)
1 = Level (Interrupt is requested while Tx buffer is empty in Non-
FIFO mode or reaches Tx FIFO Trigger Level in FIFO mode.)
0
Rx Interrupt Type [8] Interrupt request type.
2)
0 = Pulse (Interrupt is requested the instant Rx buffer receives
the data in Non-FIFO mode or reaches Rx FIFO Trigger Level in
FIFO mode.)
1 = Level (Interrupt is requested while Rx buffer is receiving data
in Non-FIFO mode or reaches Rx FIFO Trigger Level in FIFO
mode.)
0
Rx Time Out
Enable [7] Enables/ Disables Rx time-out interrupts if UART FIFO is
enabled. The interrupt is a receive interrupt.
0 = Disable 1 = Enable
0
Rx Error Status
Interrupt Enable [6] Enables the UART to generate an interrupt upon an exception,
such as a break, frame error, parity error, or overrun error during
a receive operation.
0 = Do not generate receive error status interrupt.
1 = Generates receive error status interrupt.
0
Loop-back Mode [5] Setting loop-back bit to 1 trigger the UART to enter the loop-back
mode. This mode is provided for test purposes only.
0 = Normal operation 1 = Loop-back mode
0
Send Break
Signal [4] Setting this bit trigger the UART to send a break during 1 frame
time. This bit is automatically cleared after sending the break
signal.
0 = Normal transmit 1 = Send break signal
0
Transmit Mode [3:2] This bit determines which function is able to write Tx data to the
UART transmit buffer register. 00