![background image](http://html1.mh-extra.com/html/omron/cp1l-cpu-unit-03-2009/cp1l-cpu-unit-03-2009_operation-manual_742084729.webp)
695
Auxiliary Area Allocations by Address
Appendix D
Read/Write Area (Set by User)
Addresses
Name
Function
Settings
Status
after
mode
change
Status at
startup
Write
timing
Related
Flags,
Settings
Word
Bits
A500
A500.12 IOM Hold Bit Turn this bit ON to preserve the sta-
tus of the I/O Memory when shifting
from PROGRAM to RUN or MONI-
TOR mode or vice versa. The I/O
Memory includes the CIO Area,
Transition Flags, Timer Flags and
PVs, Index Registers, and Data Reg-
isters.
(If the status of the IOM Hold Bit itself
is preserved in the PLC Setup (IOM
Hold Bit Status), the status of the I/O
Memory Area will be retained when
the PLC is turned ON or power is
interrupted.)
ON: Retained
OFF: Not
retained
Retained
See
Function
column.
See
Function
column.
PLC
Setup
(IOM Hold
Bit Status
setting)
A500.13 Forced Sta-
tus Hold Bit
Turn this bit ON to preserve the sta-
tus of bits that have been force-set or
force-reset when shifting from PRO-
GRAM to MONITOR mode or vice
versa. Bits that have been force-set
or force-reset will always return to
their default status when shifting to
RUN mode.
(If the status of the Forced Status
Hold Bit itself is preserved in the PLC
Setup (Forced Status Hold Bit Sta-
tus), the status of force-set and
force-reset bits will be retained when
the PLC is turned ON or power is
interrupted.)
ON: Retained
OFF: Not
retained
Retained
See
Function
column.
See
Function
column.
PLC
Setup
(Forced
Status
Hold Bit
Status
setting)
A500.14 Error Log
Reset Bit
Turn this bit ON to reset the Error
Log Pointer (A300) to 00.
The contents of the Error Log Area
itself (A100 to A199) are not cleared.
(This bit is automatically reset to 0
after the Error Log Pointer is reset.)
OFF to ON:
Clear
Retained
Cleared
---
A100 to
A199,
A300
A500.15 Output OFF
Bit
Turn this bit ON to turn OFF all out-
puts from the CPU Unit, CPM1A
Units, and Special I/O Units. The INH
indicator on the front of the CPU Unit
will light while this bit is ON.
(The status of the Output OFF Bit is
retained through power interrup-
tions.)
---
Retained
Retained
---
---
Summary of Contents for CP1L CPU UNIT - 03-2009
Page 1: ...Cat No W462 E1 06 CP1L CPU Unit SYSMAC CP Series CP1L L_0D_ CP1L M_0D_ OPERATION MANUAL...
Page 2: ......
Page 4: ...iv...
Page 10: ...x...
Page 22: ...xxii...
Page 34: ...xxxiv Conformance to EC Directives 6...
Page 70: ...36 Function Blocks Section 1 5...
Page 584: ...550 Trouble Shooting Section 8 7...
Page 627: ...593 Sample Application Section 9 12 Network Settings Network Tab Network Settings Driver Tab...
Page 630: ...596 Sample Application Section 9 12...
Page 654: ...620 Troubleshooting Unit Errors Section 11 4...
Page 662: ...628 Replacing User serviceable Parts Section 12 2...
Page 668: ...634 Standard Models Appendix A...
Page 698: ...664 Auxiliary Area Allocations by Function Appendix C...
Page 746: ...712 Auxiliary Area Allocations by Address Appendix D...
Page 773: ...739 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Page 774: ...740 Connections to Serial Communications Option Boards Appendix F...
Page 806: ...772 Index...
Page 808: ...774 Revision History...