Chapter 9 SDRAM Controller
9-16
9.3.10.4 ECC Memory Access
8-bit check code is used whether the data bus width is 64 bits or 32 bits. For 32-bit data bus
width, check code is generated for and the error check is performed on 64-bit data that consists of
two 32-bit data at the double word boundary.
CB[7:0] are used for check code reading and writing when in the 64-bit mode. CB[3:0] are used
for check code reading and writing when in the 32-bit mode. An 8-bit check code is used for 64-
bit data. Similar to the data however, accesses to the memory are divided into half with 4 bits
being accessed at a time. The upper 4 bits of the check code are accessed simultaneous to when
the upper 32 bits of the data are written or read. Similarly, the lower 4 bits of the check code are
accessed simultaneous to when the lower 32 bits of the data are written or read.
All 64-bit data are always read and checked when set in the EC mode, ECC mode, or ECC +
Scrub mode. Consequently, data at the double word boundary, including this data, is read and
checked even when accessing data smaller than a double word (word access, byte access, etc.).
Read-Modify-Write (RMW) is performed during a Write operation of less than a double word.
First, 64 bits of data that include the address where the writing is performed is read. Then, check
code is generated for new 64-bit data that has replaced the written data.
Single-bit errors are corrected, but multi-bit errors are not. Therefore, if multi-bit errors are
detected, no data are written back to memory.
If data is being transferred between external I/O and memory during a DMAC single address
transfer, check code will not be generated even if the ECC function has been enabled.
9.3.10.5 Diagnostic Mode
Setting the Diagnostic Mode bit (ECCCR.DM) of the ECC Control Register makes it possible
to use the Diagnostic Mode. When in this mode and writing to a channel for which the ECC
function is enabled, the code that is set in the Diagnostic ECC field (ECCCR.DECC) is written in
place of the code that was calculated from the Write data.
Summary of Contents for TX49 TMPR4937
Page 1: ...64 Bit TX System RISC TX49 Family TMPR4937 Rev 2 0 ...
Page 4: ......
Page 13: ...Table of Contents ix TMPR4937 Revision History 1 ...
Page 14: ...Table of Contents x ...
Page 15: ...Handling Precautions ...
Page 16: ......
Page 18: ...1 Using Toshiba Semiconductors Safely 1 2 ...
Page 40: ...3 General Safety Precautions and Usage Considerations 3 18 ...
Page 42: ...4 Precautions and Usage Considerations 4 2 ...
Page 43: ...TMPR4937 2005 3 Rev 2 0 ...
Page 44: ......
Page 52: ...Chapter 1 Overview and Features 1 6 ...
Page 156: ...Chapter 7 External Bus Controller 7 56 ...
Page 491: ...Chapter 16 Removed 16 1 16 Removed ...
Page 492: ...Chapter 16 Removed 16 2 ...
Page 493: ...Chapter 17 Removed 17 1 17 Removed ...
Page 494: ...Chapter 17 Removed 17 2 ...
Page 495: ...Chapter 18 Removed 18 1 18 Removed ...
Page 496: ...Chapter 18 Removed 18 2 ...
Page 497: ...Chapter 19 Removed 19 1 19 Removed ...
Page 498: ...Chapter 19 Removed 19 2 ...
Page 506: ...Chapter 20 Extended EJTAG Interface 20 8 ...
Page 530: ...Chapter 22 Pinout and Package Information 22 10 ...
Page 542: ...Chapter 24 Parts Number when Ordering 24 2 ...