Table E-3. Exception Codes
Number
Mnemonic
Description
0
Int
Interrupt
1
Mod
TLB modification exception
2
TLBL
TLB miss exception (load or instruction
fetch)
3
TLBS
TLB miss exception (store)
4
AdEL
Address error exception (load or instruction
fetch)
5
AdES
Address error exception (store)
6
IBE
Bus error exception (instruction fetch)
7
DBE
Bus error exception (data reference: load or
store)
8
Sys
Syscall exception
9
Bp
Breakpoint exception
10
RI
Reserved instruction exception
11
CpU
Coprocessor unusable exception
12
OV
Arithmetic overflow exception
13-31
reserved
CPU and System Registers
E–5
Summary of Contents for DECstation 5000/100 Series
Page 20: ......
Page 24: ......
Page 36: ......
Page 55: ...LJ 02972 TI0 MLO 010159 Figure 2 10 System Boot ROM Switches Service Operations 2 19...
Page 140: ...LJ 02971 TI0 MLO 010159 Figure 5 7 50 MHz R4000 based CPU module 5 12 Base System FRUs...
Page 151: ...WS33M076 Figure 5 14 Removing a memory module Base System FRUs 5 23...
Page 153: ...WS33M075 Figure 5 15 Installing a memory module Base System FRUs 5 25...
Page 164: ......
Page 206: ......
Page 356: ......
Page 388: ......