CPU Module Tests
The following entries explain the commands, parameters, and
error messages for each CPU module test.
Cache Data Test
The cache data test writes data patterns to the cache and then
reads them. To run the cache data test, type
t 3/cache/data
[
cache
] [
address
] and press Return.
When you type the cache data test command,
Replace
cache
with a value that specifies the cache you
want to test.
Specify I to test the instruction cache.
Specify D to test the data cache. D is the default
value.
Replace the optional
address
parameter with a specific
cache address where you want the test to start. Note that
using the optional
address
parameter requires familiarity
with the firmware specifications.
Cache data test error messages
Cache data test error messages have the form
?TFL:3 /cache/data (
code
: [
address
=
actual
, sb
expected
)
?TFL 3/cache/data indicates that the cache data test
reported an error.
code
represents a number that identifies which portion of
the test failed.
The optional
address
=
actual
, sb
expected
phrase indicates
the expected and actual values in the cache.
address
represents the address where the error
message occurred.
actual
represents the actual value at that address.
expected
represents the expected value for that
address.
D–22
Base System Test Commands and Messages
Summary of Contents for DECstation 5000/100 Series
Page 20: ......
Page 24: ......
Page 36: ......
Page 55: ...LJ 02972 TI0 MLO 010159 Figure 2 10 System Boot ROM Switches Service Operations 2 19...
Page 140: ...LJ 02971 TI0 MLO 010159 Figure 5 7 50 MHz R4000 based CPU module 5 12 Base System FRUs...
Page 151: ...WS33M076 Figure 5 14 Removing a memory module Base System FRUs 5 23...
Page 153: ...WS33M075 Figure 5 15 Installing a memory module Base System FRUs 5 25...
Page 164: ......
Page 206: ......
Page 356: ......
Page 388: ......