Serial Communication Chip (SCC) Interrupts Test
The serial communication chip (SCC) interrupts test checks the
ability of the SCC to perform internal, external, and countdown
interrupts. To run the SCC interrupts test, type
t 3/scc/int
and
press Return.
SCC interrupts test error messages
SCC interrupts test error messages have the form ?TFL: 3/scc
/int (
code
: ln
N
RR0=
xx
RR3=
yy
SIR=
zzzzzzzz
)
?TFL: 3/scc/int indicates that the SCC interrupts test
reported an error.
code
represents a number that indicates
which portion of the test reported the error.
If the number is an odd number, the bits to set the
interrupt on were invalid.
If the number is an even number, the bits to set the
interrupt off were invalid.
N
represents the number of the serial line in which the
error occurred.
The RR0 value is the contents of the SCC read register 0.
The RR3 value is the contents of the SCC read register 3.
The SIR value is the contents of the system interrupt
register.
Base System Test Commands and Messages
D–13
Summary of Contents for DECstation 5000/100 Series
Page 20: ......
Page 24: ......
Page 36: ......
Page 55: ...LJ 02972 TI0 MLO 010159 Figure 2 10 System Boot ROM Switches Service Operations 2 19...
Page 140: ...LJ 02971 TI0 MLO 010159 Figure 5 7 50 MHz R4000 based CPU module 5 12 Base System FRUs...
Page 151: ...WS33M076 Figure 5 14 Removing a memory module Base System FRUs 5 23...
Page 153: ...WS33M075 Figure 5 15 Installing a memory module Base System FRUs 5 25...
Page 164: ......
Page 206: ......
Page 356: ......
Page 388: ......