
You select the number of bit-planes by writing the number into the register BPLCON0 (for
Bit Plane Control Register 0) The relevant bits are bits 14, 13, and 12, named BPU2,
BPU1, and BPU0 (for "Bit Planes Used"). Table 3-5 shows the values to write to these bits
and how the system assigns bit-plane numbers.
Table 3-5: Setting the Number of Bit-Planes
Number of Name(s) of
Value Bit-Planes Bit-Planes
000 None *
001 1 PLANE 1
010 2 PLANES 1 and 2
011 3 PLANES 1 - 3
100 4 PLANES 1 - 4
101 5 PLANES 1 - 5
110 6 PLANES 1 - 6 **
111 7 Value not used.
* Shows only a background color; no playfield is visible.
** Sixth bit-plane is used only in dual-playfield mode and in hold-and-
modify mode (described in the section called "Advanced Topics").
NOTE
The bits in the BPLCON0 register cannot be set independently. To set any one bit, you
must reload them all.
The following example shows how to tell the system to use two low-resolution bit-planes.
MOVE.W #$2200,CUSTOM ; Write to it
Because register BPLCON0 is used for setting other characteristics of the display and the
bits are not independently, the example above also sets other parameters (all of these
parameters are described later in the chapter).
o Hold-and-modify mode is turned off.
o Single-playfield mode is set.
o Composite video color is enabled. (Not applicable in all models.)
- 42 Playfield Hardware -
Summary of Contents for Amiga A1000
Page 1: ...AMIGA HARDWARE REFERENCE MANUAL 1992 Commodore Business Machines Amiga 1200 PAL...
Page 20: ...Figure 1 1 Block Diagram for the Amiga Computer Family Introduction 11...
Page 21: ...12 Introduction...
Page 72: ...Figure 3 12 A dual Playfield display Playfield Hardware 63...
Page 87: ...Figure 3 24 Horizontal Scrolling 78 playfield hardware...
Page 101: ...92 Playfield Hardware...
Page 199: ...Figure 6 9 DMA time slot allocation 190 Blitter hardware...
Page 203: ...Figure 6 13 Blitter Block Diagram 194 Blitter Hardware...
Page 229: ...220 System Control Hardware...
Page 246: ...Figure 8 8 Chinon Timing diagram cont Interface Hardware 237...
Page 265: ...256 Interface Hardware...
Page 289: ...280 Appendix A...
Page 297: ...288 Appendix B...
Page 298: ...APPENDIX C CUSTOM CHIP PIN ALLOCATION LIST NOTE Means an active low signal Appendix C 289...
Page 302: ...APPENDIX D SYSTEM MEMORY MAP Appendix D 293...
Page 343: ...334 Appendix F...
Page 351: ...342 Appendix G...
Page 361: ...352 Appendix H...
Page 367: ...358 Appendix I...