
Figure 5.4: Waveform with Multiple Cycles
EFFICIENCY
A certain amount of overhead is involved in the handling of audio DMA. If you are trying
to produce a smooth continuous audio synthesis, you should try to avoid as much of the
system control overhead as possible. Basically, the larger the audio buffer you provide to
the system, the less often it will need to interrupt to reset the pointers to the top of the
next buffer and, coincidentally, the lower the amount of system interaction that will be
required. If there is only one waveform buffer, the hardware automatically resets the
pointers, so no software overhead is used for resetting them.
The "Joining Tones" section illustrated how you could join "ends" of tones together by
responding to interrupts and changing the values of the location registers to splice tones
together. If your system is heavily loaded, it is possible that the response to the interrupt
might not happen in time to assure a smooth audio transition. Therefore, it is advisable to
utilize the longest possible audio Table where a smooth output is required. This takes
advantage of the audio DMA capability as well as minimizing the number of interrupts to
which the 68000 must respond.
- Audio Hardware 149 -
Summary of Contents for Amiga A1000
Page 1: ...AMIGA HARDWARE REFERENCE MANUAL 1992 Commodore Business Machines Amiga 1200 PAL...
Page 20: ...Figure 1 1 Block Diagram for the Amiga Computer Family Introduction 11...
Page 21: ...12 Introduction...
Page 72: ...Figure 3 12 A dual Playfield display Playfield Hardware 63...
Page 87: ...Figure 3 24 Horizontal Scrolling 78 playfield hardware...
Page 101: ...92 Playfield Hardware...
Page 199: ...Figure 6 9 DMA time slot allocation 190 Blitter hardware...
Page 203: ...Figure 6 13 Blitter Block Diagram 194 Blitter Hardware...
Page 229: ...220 System Control Hardware...
Page 246: ...Figure 8 8 Chinon Timing diagram cont Interface Hardware 237...
Page 265: ...256 Interface Hardware...
Page 289: ...280 Appendix A...
Page 297: ...288 Appendix B...
Page 298: ...APPENDIX C CUSTOM CHIP PIN ALLOCATION LIST NOTE Means an active low signal Appendix C 289...
Page 302: ...APPENDIX D SYSTEM MEMORY MAP Appendix D 293...
Page 343: ...334 Appendix F...
Page 351: ...342 Appendix G...
Page 361: ...352 Appendix H...
Page 367: ...358 Appendix I...