
initialize a location register. It is assumed that the user has already
created the correct Copper instruction list at location "mycoplist."
;
; Install the copper list
;
LEA CUSTOM,a1 ; a1 = address of custom chips
LEA MYCOPLIST(pc),a0 ; Address of our copper list
MOVE.L a0,COP1LC(a1) ; Write whole longword address
MOVE.W COPJMP1(a1),d0 ; Causes copper to load PC from COP1LC
;
; Then enable copper and raster dma
;
MOVE.W #(DMAF SETCLR!DMAF_COPPER!DMAF_RASTER!DMAF_MASTER),DMACON(a1)
;
Now, if the contents of COP1LC are not changed, every time vertical blanking occurs the
Copper will restart at the same location for each subsequent video screen. This forms a
repeatable loop which, if the list is correctly formulated, will cause the displayed screen to
be stable.
STOPPING THE COPPER
No stop instruction is provided for the Copper. To ensure that it will stop and do nothing
until the screen display ends and the program counter starts again at the top of the
instruction list, the last instruction should be to WAIT for an event that cannot occur. A
typical instruction is to WAIT for VP = $FF and HP = $FE. An HP of greater than $E2 is not
possible. When the screen display ends and vertical blanking starts, the Copper will
automatically be pointed to the top of its instruction list, and this final WAIT instruction
never finishes.
You can also stop the Copper by disabling its ability to use DMA for retrieving instructions
or placing data. The register called DMACON controls all of the DMA channels. Bit7,
COPEN, enables Copper DMA when set to 1.
For information about controlling the DMA, see Chapter 7, "System Control Hardware."
- 26 Coprocessor Hardware -
Summary of Contents for Amiga A1000
Page 1: ...AMIGA HARDWARE REFERENCE MANUAL 1992 Commodore Business Machines Amiga 1200 PAL...
Page 20: ...Figure 1 1 Block Diagram for the Amiga Computer Family Introduction 11...
Page 21: ...12 Introduction...
Page 72: ...Figure 3 12 A dual Playfield display Playfield Hardware 63...
Page 87: ...Figure 3 24 Horizontal Scrolling 78 playfield hardware...
Page 101: ...92 Playfield Hardware...
Page 199: ...Figure 6 9 DMA time slot allocation 190 Blitter hardware...
Page 203: ...Figure 6 13 Blitter Block Diagram 194 Blitter Hardware...
Page 229: ...220 System Control Hardware...
Page 246: ...Figure 8 8 Chinon Timing diagram cont Interface Hardware 237...
Page 265: ...256 Interface Hardware...
Page 289: ...280 Appendix A...
Page 297: ...288 Appendix B...
Page 298: ...APPENDIX C CUSTOM CHIP PIN ALLOCATION LIST NOTE Means an active low signal Appendix C 289...
Page 302: ...APPENDIX D SYSTEM MEMORY MAP Appendix D 293...
Page 343: ...334 Appendix F...
Page 351: ...342 Appendix G...
Page 361: ...352 Appendix H...
Page 367: ...358 Appendix I...