UM10503
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2015. All rights reserved.
User manual
Rev. 2.1 — 10 December 2015
581 of 1441
NXP Semiconductors
UM10503
Chapter 22: LPC43xx/LPC43Sxx SD/MMC interface
•
Program the block size (BLKSIZ) register as shown below.
•
Program the Byte Count (BYTCNT) register as shown below.
22.7.5.2.3
ATA Payload Transfer Using RW_MULTIPLE_BLOCK (RW_BLK)
This command involves data transfer between the CE-ATA device and the Module. To
send a data command, the Module needs a command argument, total data size, and
block size. Software can receive or send data through the FIFO.
Steps involved in an ATA payload transfer (read or write) are:
Table 398. CMD register settings
Name
Value
Comment
start_cmd 1
Css_expect
0
Command Completion Signal is not
expected
Read_ceata_device
0/1
1 – If RW_BLK or RW_REG read
update_clock_ registers_only
0
No clock parameters update command
card_number
0
Card number in use. Only zero is
possible because one card is support.
Data_expected 1
Send_initialization
0
Can be 1, but only for card reset
commands, such as CMD0
stop_abort_cmd 0
Send_auto_stop
0
Transfer_mode
0
Block transfer
Read_write
0/1
0 read from card,
1 - Write to card
Cmd_index
Command index
Response_length
0
Response_expect
1
User-selectable
Wait_prvdata_complete
1
0 – Sends command immediately
1 – Sends command after previous data
transfer over
Check_response_crc
1
0 – Do not check response CRC
1 – Check response CRC
Table 399. BLKSIZ register
Bits
Value
Comment
31:16
0
Reserved bits as zeroes (0)
15:0
16
For accessing entire task file (16, 8-bit
registers); block size of 16 bytes
Table 400. BYTCNT register
Bits
Value
Comment
31:0
16
For accessing entire task file(16, 8 bit
registers); byte count value of 16 is
used with the block size set to 16
