![NXP Semiconductors LPC43Sxx User Manual Download Page 131](http://html1.mh-extra.com/html/nxp-semiconductors/lpc43sxx/lpc43sxx_user-manual_1721827131.webp)
UM10503
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2015. All rights reserved.
User manual
Rev. 2.1 — 10 December 2015
131 of 1441
NXP Semiconductors
UM10503
Chapter 10: LPC43xx/LPC43Sxx Event router
11
SDMMC_E
Edge/level detect mode for SD/MMC event.The
corresponding bit in the EDGE register must be 0.
0
Level detect.
1
Edge detect of the SD/MMC interrupt. Detect falling edge
if bit 10 in the HILO register is 0. Detect rising edge if bit
10 in the HILO register is 1.
12
CAN_E
Edge/level detect mode for C_CAN event. The
corresponding bit in the EDGE register must be 0.
0
0
Level detect.
1
Edge detect of the combined C_CAN interrupt. Detect
falling edge if bit 12 in the HILO register is 0. Detect
rising edge if bit 12 in the HILO register is 1.
13
TIM2_E
Edge/level detect mode for combined timer output 2
event. The corresponding bit in the EDGE register must
be 0.
0
0
Level detect.
1
Edge detect of GIMA output 25. Detect falling edge if bit
13 in the HILO register is 0. Detect rising edge if bit 13 in
the HILO register is 1.
14
TIM6_E
Edge/level detect mode for combined timer output 6
event. The corresponding bit in the EDGE register must
be 0.
0
0
Level detect.
1
Edge detect of GIMA output 26. Detect falling edge if bit
14 in the HILO register is 0. Detect rising edge if bit 14 in
the HILO register is 1.
15
QEI_E
Edge/level detect mode for QEI interrupt signal. The
corresponding bit in the EDGE register must be 0.
0
0
Level detect.
1
Edge detect of QEI interrupt. Detect falling edge if bit 15
in the HILO register is 0. Detect rising edge if bit 15 in the
HILO register is 1.
16
TIM14_E
Edge/level detect mode for combined timer output 14
event. The corresponding bit in the EDGE register must
be 0.
0
0
Level detect.
1
Edge detect of GIMA output 27. Detect falling edge if bit
16 in the HILO register is 0. Detect rising edge if bit 16 in
the HILO register is 1.
18:17 -
-
Reserved.
19
RESET_E
Edge/level detect mode for Reset. The corresponding bit
in the EDGE register must be 0.
0
0
Level detect.
1
Edge detect of the reset signal. Detect falling edge if bit
19 in the HILO register is 0. Detect rising edge if bit 19 in
the HILO register is 1.
Table 88.
Edge configuration register (EDGE, address 0x4004 4004) bit description
Bit
Symbol
Value Description
Reset
value