22
User’s Manual U16702EE3V2UD00
Figure 12-12:
Timing of Continuous Transmission Operation ......................................................... 419
Figure 12-13:
UART Reception........................................................................................................ 420
Figure 12-14:
Receive Data Read Flow........................................................................................... 421
Figure 12-15:
Noise Filter Circuit ..................................................................................................... 424
Figure 12-16:
Configuration of Baud Rate Generator ...................................................................... 425
Figure 12-17:
Permissible Baud Rate Range for Reception ............................................................ 428
Figure 12-18:
Transfer Rate for Continuous Transmission.............................................................. 430
Figure 13-1:
Block Diagram of 3-Wire Serial Interface .................................................................. 432
Figure 13-2:
CSIBn Control Register 0 (CBnCTL0) Format (1/2) ................................................. 434
Figure 13-3:
CSIBn Control Register 1 (CBnCTL1) Format (1/2) ................................................. 436
Figure 13-4:
CSIBn Control Register 2 (CBnCTL2) Format .......................................................... 438
Figure 13-5:
CSIBn Status Register (CBnSTR) Format ................................................................ 439
Figure 13-6:
CSIBn Receive Data Register (CBnRX) Format ...................................................... 440
Figure 13-7:
CSIBn Transmit Data Register (CBnTX) Format ...................................................... 440
Figure 13-8:
Changing Transfer Data Length ................................................................................ 441
Figure 13-9:
Single Transfer Timing (Master Mode, Transmission/Reception Mode) ................... 443
Figure 13-10:
Single Transfer Timing (Master Mode, Reception Mode).......................................... 444
Figure 13-11:
Continuous Transfer Timing (Master Mode, Transmission/Reception Mode) ........... 445
Figure 13-12:
Continuous Transfer Timing (Master Mode, Reception Mode).................................. 446
Figure 13-13:
Continuous Transfer Timing (Error)........................................................................... 447
Figure 13-14:
Continuous Transfer Timing (Slave Mode, Transmission/Reception Mode) ............. 448
Figure 13-15:
Continuous Transfer Timing (Slave Mode, Reception Mode).................................... 449
Figure 13-16:
Clock Timing (1/2) ..................................................................................................... 450
Figure 13-17:
Single Transmission Flow.......................................................................................... 453
Figure 13-18:
Single Reception Flow (Master) ................................................................................ 454
Figure 13-19:
Single Transmission/Reception Flow (Master) .......................................................... 455
Figure 13-20:
Single Reception Flow (Slave) .................................................................................. 456
Figure 13-21:
Continuous Transmission Flow ................................................................................. 457
Figure 13-22:
Continuous Reception Flow (Master) ........................................................................ 458
Figure 13-23:
Continuous Transmission/Reception Flow (Master).................................................. 459
Figure 13-24:
Continuous Reception Flow (Slave) .......................................................................... 460
Figure 13-25:
Prescaler Mode Register 0 (PRSM0) Format ........................................................... 461
Figure 13-26:
Prescaler Compare Register 0 (PRSCM0) Format .................................................. 462
Figure 14-1:
Queued CSI Block Diagram ...................................................................................... 464
Figure 14-2:
Queued CSI Operation Mode Registers (CSIM0, CSIM1) Format (1/2) ................... 466
Figure 14-3:
Queued CSI Clock Selection Registers (CSIC0, CSIC1) Format (1/2) .................... 468
Figure 14-4:
Queued CSI Baud Rate Block Diagram .................................................................... 470
Figure 14-5:
Receive Data Buffer Registers (SIRB0, SIRB1) Format ........................................... 471
Figure 14-6:
Chip Select Data Buffer Registers (SFCS0, SFCS1) Format ................................... 471
Figure 14-7:
Transmission Data Buffer Registers (SFDB0, SFDB1) Format ................................ 472
Figure 14-8:
FIFO Buffer Status Registers (SFA0, SFA1) Format (1/2) ....................................... 472
Figure 14-9:
Queued CSI Data Length Selection Registers (CSIL0, CSIL1) Format ................... 474
Figure 14-10:
Queued CSI Transfer Number Selection Registers (SFN0, SFN1) Format ............. 475
Figure 14-11:
Transmit Buffer .......................................................................................................... 476
Figure 14-12:
Serial Data Direction Select Function........................................................................ 477
Figure 14-13:
Data Length Select Function ..................................................................................... 478
Figure 14-14:
Slave Mode................................................................................................................ 479
Figure 14-15:
Master Mode.............................................................................................................. 479
Figure 14-16:
Transfer Clock Select Function ................................................................................. 480
Figure 14-17:
Single Buffer Transfer Mode Data Handling.............................................................. 481
Figure 14-18:
Single Buffer Transfer Mode (Master, Transmit/Receive) Timing ............................. 482
Figure 14-19:
FIFO Buffer Transfer Mode Data Handling................................................................ 483
Figure 14-20:
FIFO Buffer Transfer Mode (Master, Transmit/Receive) Timing ............................... 484
Figure 14-21:
Delay Selection of Receive Termination Interrupt (INTC3nI) .................................... 486
Figure 14-22:
Selection of Transmit Wait Enable/Disable ............................................................... 487
Figure 14-23:
Selection of Chip-Select Mode .................................................................................. 488
Figure 14-24:
Transmit Buffer Overflow Interrupt Signal (INTC3nO)............................................... 490
Figure 14-25:
Single Buffer Transfer Mode (Master, Transmit Only) Timing ................................... 491
electronic components distributor