Rev. 5.00, 12/03, page 509 of 1088
With the above processing, interrupt handling or data transfer by the DTC is possible.
If reception ends and the RDRF flag is set to 1 while the RIE bit is set to 1 and interrupt requests
are enabled, a receive data full interrupt (RXI) request will be generated. If an error occurs in
reception and either the ORER flag or the PER flag is set to 1, a transmit/receive-error interrupt
(ERI) request will be generated.
If the DTC is activated by an RXI request, the receive data in which the error occurred is skipped,
and only the number of bytes of receive data set in the DTC are transferred.
For details, see Interrupt Operation and Data Transfer Operation by DTC below.
If a parity error occurs during reception and the PER is set to 1, the received data is still
transferred to RDR, and therefore this data can be read.
Note:
For details of operation in block transfer mode, see section 12.3.2, Operation in
Asynchronous Mode.
Mode Switching Operation: When switching from receive mode to transmit mode, first confirm
that the receive operation has been completed, then start from initialization, clearing RE bit to 0
and setting TE bit to 1. The RDRF flag or the PER and ORER flags can be used to check that the
receive operation has been completed.
When switching from transmit mode to receive mode, first confirm that the transmit operation has
been completed, then start from initialization, clearing TE bit to 0 and setting RE bit to 1. The
TEND flag can be used to check that the transmit operation has been completed.
Fixing Clock Output: When the GSM bit in SMR is set to 1, the clock output can be fixed with
bits CKE1 and CKE0 in SCR. At this time, the minimum clock pulse width can be made the
specified width.
Figure 13-8 shows the timing for fixing the clock output. In this example, GSM is set to 1, CKE1
is cleared to 0, and the CKE0 bit is controlled.
SCK
Specified pulse width
SCR write
(CKE0 = 0)
SCR write
(CKE0 = 1)
Specified pulse width
Figure 13-8 Timing for Fixing Clock Output
Summary of Contents for H8S/2318 series
Page 2: ......
Page 6: ...Rev 5 00 12 03 page vi of xxx...
Page 12: ...Rev 5 00 12 03 page xii of xxx...
Page 30: ...Rev 5 00 12 03 page xxx of xxx...
Page 54: ...Rev 5 00 12 03 page 24 of 1088...
Page 98: ...Rev 5 00 12 03 page 68 of 1088...
Page 128: ...Rev 5 00 12 03 page 98 of 1088...
Page 138: ...Rev 5 00 12 03 page 108 of 1088...
Page 168: ...Rev 5 00 12 03 page 138 of 1088...
Page 212: ...Rev 5 00 12 03 page 182 of 1088...
Page 324: ...Rev 5 00 12 03 page 294 of 1088...
Page 436: ...Rev 5 00 12 03 page 406 of 1088...
Page 546: ...Rev 5 00 12 03 page 516 of 1088...
Page 580: ...Rev 5 00 12 03 page 550 of 1088...
Page 822: ...Rev 5 00 12 03 page 792 of 1088...
Page 876: ...Rev 5 00 12 03 page 846 of 1088...
Page 901: ...Rev 5 00 12 03 page 871 of 1088 A 2 Instruction Codes Table A 2 shows the instruction codes...
Page 1121: ...H8S 2319 Group H8S 2318 Group Hardware Manual REJ09B0089 0500O...
