CHAPTER 9 TIMER/COUNTER FUNCTION
323
User’s Manual U15195EJ5V0UD
•
Interrupt request sources
•
Compare-match interrupt request: 6 types
Perform comparison with subchannel n capture/compare register and generate the INTCC2n interrupt upon
compare match.
•
Timer/counter overflow interrupt request: 2 types
The INTTM20 (INTTM21) interrupt is generated when the count value of TM20 (TM21) becomes FFFFH.
•
Capture request
The count values of TM20 and TM21 can be latched using an external pin (INTP2n)
Notes 1, 2
, TM10 interrupt
signals (INTCM100, INTCM101) and interrupt requests by software as capture triggers.
•
PWM output function
Control of the output of the TO21 to TO24 pins in the compare mode and PWM output can be performed using
the compare match timing of subchannels 1 to 4 and the zero count signal of the timer/counter.
•
Timer count operation with external clock input
Note 2
Timer count operation can be performed using the pin TI2 clock input signal.
•
Timer count enable operation
Note 3
with external pin input
Note 2
Timer count enable operation can be performed using the TCLR2 pin input signal.
•
Timer/counter clear control
Notes 3, 4
with external pin input
Note 2
Timer/counter clear operation can be performed using the TCLR2 pin input signal.
•
Up/down count control
Notes 3, 5
with external pin input
Note 2
Up/down count operation in the compare mode can be controlled using the TCLR2 pin input signal.
•
Output delay operation
A clock-synchronized output delay can be added to the output signal of the TO21 to TO24 pins.
This is effective as an EMI countermeasure.
•
Input filter
An input filter can be inserted at the input stage of external pins (TI2, INTP20 to INTP25, TCLR2) and the
TM10 interrupt signals (refer to
12.5.3 (1) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)
).
Notes 1.
For the registers used to specify the valid edge for external interrupt requests (INTP20 to INTP25) to
timer 2, refer to
7.3.8 (4) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)
.
2.
The pairs TI2 and INTP20, TO21 and INTP21, TO22 and INTP22, TO23 and INTP23, TO24 and
INTP24, TCLR2 and INTP25 are alternate function pins.
3.
The count enable operation for the timer/counter via external pin input, timer/counter clear operation,
and up/down count control cannot be performed all at the same time.
4.
In the case of 32-bit cascade connection, a clear operation by external pin input (TCLR2) cannot be
performed.
5.
Up/down count control using 32-bit cascade connection cannot be performed.
Remark
f
XX
: Internal system clock
n = 0 to 5
