512
User’s Manual U15195EJ5V0UD
CHAPTER 11 A/D CONVERTER
11.1 Features
• Two 10-bit resolution on-chip A/D converters (A/D converter 0 and 1)
Simultaneous sampling by two circuits is possible.
• Analog input: Total of 14 channels for two circuits
A/D converter 0: 6 channels
A/D converter 1: 8 channels
• On-chip A/D conversion result registers 0m, 1n (ADCR0m, ADCR1n)
10 bits
×
6 reg 10 bits
×
8 registers
• A/D conversion trigger mode
A/D trigger mode
A/D trigger polling mode
Timer trigger mode
External trigger mode
• Successive approximation technique
• Voltage detection mode
Remark
m = 0 to 5, n = 0 to 7
11.2 Configuration
A/D converters 0 and 1, which employ a successive approximation technique, perform A/D conversion operations
using A/D scan mode registers 00, 01, 10, and 11 (ADSCM00, ADSCM01, ADSCM10, and ADSCM11) and registers
ADCR0m and ADCR1n (m = 0 to 5, n = 0 to 7).
(1) Input circuit
The input circuit selects an analog input (ANI0m or ANI1n) according to the mode set in the ADSCM00 or
ADSCM10 register and sends it to the sample and hold circuit (m = 0 to 5, n = 0 to 7).
(2) Sample and hold circuit
The sample and hold circuit individually samples analog inputs sent sequentially from the input circuit and
sends them to the comparator. It holds sampled analog inputs during A/D conversion.
(3) Voltage comparator
The voltage comparator compares the analog input voltage that was input with the output voltage of the D/A
converter.