![background image](http://html1.mh-extra.com/html/omron/cp1h-cpu-05-2006/cp1h-cpu-05-2006_operation-manual_742082600.webp)
569
Auxiliary Area Allocations by Address
Appendix D
A300: Error Record Pointer
A501.00 to A501.15: CPU Bus Unit Restart Bits and
A302.00 to A302.15: CPU Bus Unit Initialization Flags
Error record 1
Error record 20
Example
Stored
Stored
Points to the next record to be used.
Stored
next
00 to 14 hex
A302.01
A501.01 (or at startup)
Unit initialized.
Example: Unit No. 1
Automatically turned OFF by system.
CPU Bus Unit Restart Bits
CPU Bus Unit Initialization Flags
Summary of Contents for CP1H-CPU - 05-2006
Page 2: ...CP1H X40D CP1H XA40D CP1H Y20DT D CP1H CPU Unit Operation Manual Revised May 2006...
Page 3: ...iv...
Page 11: ...xii TABLE OF CONTENTS...
Page 15: ...xvi...
Page 19: ...xx...
Page 31: ...xxxii Conformance to EC Directives 6...
Page 71: ...40 Function Blocks Section 1 5...
Page 133: ...102 Computing the Cycle Time Section 2 7...
Page 169: ...138 CPM1A Expansion I O Unit Wiring Section 3 6...
Page 411: ...380 Clock Section 6 8...
Page 519: ...488 Replacing User serviceable Parts Section 10 2...
Page 527: ...496 Standard Models Appendix A...
Page 535: ...504 Dimensions Diagrams Appendix B...
Page 628: ...597 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Page 629: ...598 Connections to Serial Communications Option Boards Appendix F...
Page 659: ...628 PLC Setup Appendix G...
Page 665: ...634 Index work words 159 write protection 370...
Page 667: ...636 Revision History...