Omron CP1H-CPU - 05-2006, Operation Manual

Page: 568 / 669

537
Auxiliary Area Allocations by Address
Appendix D
A302 A302.00
to
A302.15 CPU Bus Unit
Initializing
Flags These flags are ON while the corre-
sponding CPU Bus Unit is initializing
after its CPU Bus Unit Restart Bit
(A501.00 to A501.15) is turned ON
or the power is turned ON.
Bits 00 to 15 correspond to unit num-
bers 0 to 15.
Use these flags in the program to
prevent the CPU Bus Unit’s refresh
data from being used while the Unit
is initializing. IORF(097) cannot be
executed while an CPU Bus Unit is
initializing.
These bits are turned OFF automati-
cally when initialization is completed.
OFF: Not ini-
tializing
ON: Initializ-
ing
(Reset to 0
automatically
after initializa-
tion.)
Retained Cleared Written
during ini-
tialization A501.00
to
A501.15
A310 All Manufactur-
ing Lot Num-
ber, Lower
Digits The manufacturing lot number is
stored in 6 digits hexadecimal. X, Y,
and Z in the lot number are con-
verted to 10, 11, and 12, respec-
tively.
Examples:
Lot number 01805
A310 = 0801, A311 = 0005
Lot number 30Y05
A310 =1130, A311 = 0005
--- Retained Retained --- ---
A311 All Manufactur-
ing Lot Num-
ber, Upper
Digits
A315 A315.13 Option Board
Error Flag
ON when the Option Board is
removed while the power is being
supplied. CPU Unit operation will
continue and the ERR/ALM indicator
will flash.
OFF when the error has been
cleared. --- Cleared Cleared Refreshed
when error
occurs. A402.00,
A424
A315.14 Built-in Ana-
log I/O Error
Flag
ON when a built-in analog I/O error
occurs and stops the operation of
built-in analog I/O. CPU Unit opera-
tion will continue and the ERR/ALM
indicator will flash.
OFF when the error has been
cleared. --- Cleared Cleared Refreshed
when error
occurs. A402.00
A315.15 Flash Mem-
ory Error Flag
ON when writing to the internal flash
memory fails. CPU Unit operation will
continue and the ERR/ALM indicator
will flash.
OFF when the error has been
cleared.
--- Cleared Cleared Refreshed
when error
occurs. A402.00
A316
to
A317 All High-speed
Counter 2 PV Contains the PV of high-speed
counter 2. A317 contains the left-
most 4 digits and A316 contains the
rightmost 4 digits.
The PV is cleared when operation
starts. --- --- Cleared Refreshed
each cycle
during
oversee
process.
Refreshed
when
PRV(881)
instruction
is exe-
cuted.
---
A318
to
A319 All High-speed
Counter 3 PV Contains the PV of high-speed
counter 3. A319 contains the left-
most 4 digits and A318 contains the
rightmost 4 digits.
The PV is cleared when operation
starts.
--- --- Cleared ---
A320 A320.00 High-speed
Counter 2
Range 1 Com-
parison Condi-
tion Met Flag
These flags indicate whether the PV
is within the specified ranges when
high-speed counter 2 is being oper-
ated in range-comparison mode.
Cleared at beginning of operation.
Cleared when range comparison
table is registered.
OFF: PV not in range
ON: PV in range --- --- Cleared Refreshed
each cycle
during
oversee
process.
Refreshed
when
PRV(881)
instruction
is exe-
cuted. ---
Address Name Function Settings Status
after
mode
change
Status
at star-
tup
Write
timing
Related
flags, set-
tings
Words Bits