Atmel SAM9X25, Manual

Page: 415 / 1145

415
11054A–ATARM–27-Jul-11
SAM9X25
415
11054A–ATARM–27-Jul-11
SAM9X25
29.16.3 SMC Cycle Register
Name: SMC_CYCLE[0..5]
Address: 0xFFFFEA08 [0], 0xFFFFEA18 [1], 0xFFFFEA28 [2], 0xFFFFEA38 [3], 0xFFFFEA48 [4],
0xFFFFEA58 [5]
Access: Read-write
• NWE_CYCLE: Total Write Cycle Length
The total write cycle length is the total duration in clock cycles of the write cycle. It is equal to the sum of the setup, pulse
and hold steps of the NWE and NCS signals. It is defined as:
Write cycle length = (NWE_CYCLE[8:7]*256 + NWE_CYCLE[6:0]) clock cycles
• NRD_CYCLE: Total Read Cycle Length
The total read cycle length is the total duration in clock cycles of the read cycle. It is equal to the sum of the setup, pulse
and hold steps of the NRD and NCS signals. It is defined as:
Read cycle length = (NRD_CYCLE[8:7]*256 + NRD_CYCLE[6:0]) clock cycles
31 30 29 28 27 26 25 24
– – – – – – – NRD_CYCLE
23 22 21 20 19 18 17 16
NRD_CYCLE
15 14 13 12 11 10 9 8
– – – – – – – NWE_CYCLE
7 6 5 4 3 2 1 0
NWE_CYCLE