UM10503
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
User manual
Rev. 1.3 — 6 July 2012
839 of 1269
NXP Semiconductors
UM10503
Chapter 28: LPC43xx State Configurable Timer (SCT)
MATCHREL1_L
CAPCTRL1_L
0x204
0x282
MATCHREL1_H
CAPCTRL1_H
0x206
0x2C2
...
...
...
...
Table 675. Alternate address map for DMA halfword access
Match register
Capture register
Standard offset
DMA halfword offset