ISD94100 Series Technical Reference Manual
Sep 9, 2019
Page
371
of 928
Rev1.09
IS
D
9
410
0
S
ER
IE
S
T
E
C
HN
ICA
L
RE
F
E
RE
NCE
M
AN
U
AL
Timer Comparator Register (TIMERx_CMP)
Register
Offset
R/W Description
Reset Value
TIMER0_CMP
T0x04
R/W Timer0 Comparator Register
0x0000_0000
TIMER1_CMP
T0x104
R/W Timer1 Comparator Register
0x0000_0000
TIMER2_CMP
T0x04
R/W Timer2 Comparator Register
0x0000_0000
TIMER3_CMP
T0x104
R/W Timer3 Comparator Register
0x0000_0000
31
30
29
28
27
26
25
24
Reserved
23
22
21
20
19
18
17
16
CMPDAT
15
14
13
12
11
10
9
8
CMPDAT
7
6
5
4
3
2
1
0
CMPDAT
Bits
Description
[31:24]
Reserved
Reserved. Any values read should be ignored. When writing to this field always write with
reset value.
[23:0]
CMPDAT
Timer Comparator Value
CMPDAT is a 24-bit compared value register. When the internal 24-bit up counter value is
equal to CMPDAT value, the TIF (TIMERx_INTSTS[0] Timer Interrupt Flag) will set to 1.
Time-out period = (Period of timer clock input) * (8-bit PSC + 1) * (24-bit CMPDAT).
Note1:
Never write 0x0 or 0x1 in CMPDAT field, or the core will run into unknown state.
Note2:
When timer is operating at continuous counting mode, the 24-bit up counter will keep
counting continuously even if user writes a new value into CMPDAT field. But if timer is
operating at other modes, the 24-bit up counter will restart counting from 0 and using newest
CMPDAT value to be the timer compared value while user writes a new value into CMPDAT
field.
